Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CY8C53 Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY8C53
Description  Programmable System-on-Chip (PSoC) DC to 67 MHz operation
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C53 Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY8C53_11 Datasheet HTML 6Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 7Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 8Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 9Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 10Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 11Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 12Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 13Page - Cypress Semiconductor CY8C53_11 Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 106 page
background image
PRELIMINARY
PSoC® 5: CY8C53 Family Datasheet
Document Number: 001-66237 Rev. *A
Page 10 of 106
4. CPU
4.1 ARM Cortex-M3 CPU
The CY8C53 family of devices has an ARM Cortex-M3 CPU core. The Cortex-M3 is a low power 32-bit three-stage pipelined Harvard
architecture CPU that delivers 1.25 DMIPS/MHz. It is intended for deeply embedded applications that require fast interrupt handling
features.
Figure 4-1. ARM Cortex-M3 Block Diagram
The Cortex-M3 CPU subsystem includes these features:
ARM Cortex-M3 CPU
Programmable NVIC, tightly integrated with the CPU core
Full-featured debug and trace module, tightly integrated with
the CPU core
Up to 128 KB of flash memory, 2 KB of EEPROM, and 32 KB
of SRAM
Cache controller
Peripheral HUB (PHUB)
DMA controller
4.1.1 Cortex-M3 Features
The Cortex-M3 CPU features include:
4-GB address space. Predefined address regions for code,
data, and peripherals. Multiple buses for efficient and
simultaneous accesses of instructions, data, and peripherals.
The Thumb®-2 instruction set, which offers ARM-level
performance at Thumb-level code density. This includes 16-bit
and 32-bit instructions. Advanced instructions include:
Bit-field control
Hardware multiply and divide
Saturation
If-Then
Wait for events and interrupts
Exclusive access and barrier
Special register access
The Cortex-M3 does not support ARM instructions.
Nested
Vectored
Interrupt
Controller
(NVIC)
Debug Block
(SWD)
Trace Port
Interface Unit
(TPIU)
Interrupt Inputs
SWD
SWV
Cortex M3 CPU Core
I- Bus
S-Bus
D- Bus
256 KB
Flash
Cache
32 KB
SRAM
DMA
AHB Bridge and Bus Matrix
PHUB
GPIO
Prog.
Digital
Prog.
Analog
Special
Functions
Peripherals
AHB Spokes
AHB
AHB
AHB
Bus
Matrix
Cortex M3 Wrapper
C- Bus
Bus
Matrix
32 KB
SRAM
Bus
Matrix
Data
Watchpoint and
Trace (DWT)
Instrumentation
Trace Module
(ITM)
Flash Patch and
Breakpoint
(FPB)
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com