Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

30F4013 Datasheet(PDF) 54 Page - Microchip Technology

Part # 30F4013
Description  High-Performance,16-bit Digital Signal Controllers
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

30F4013 Datasheet(HTML) 54 Page - Microchip Technology

Back Button 30F4013 Datasheet HTML 50Page - Microchip Technology 30F4013 Datasheet HTML 51Page - Microchip Technology 30F4013 Datasheet HTML 52Page - Microchip Technology 30F4013 Datasheet HTML 53Page - Microchip Technology 30F4013 Datasheet HTML 54Page - Microchip Technology 30F4013 Datasheet HTML 55Page - Microchip Technology 30F4013 Datasheet HTML 56Page - Microchip Technology 30F4013 Datasheet HTML 57Page - Microchip Technology 30F4013 Datasheet HTML 58Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 228 page
background image
dsPIC30F3014/4013
DS70138G-page 54
 2010 Microchip Technology Inc.
FIGURE 7-2:
BLOCK DIAGRAM OF A SHARED PORT STRUCTURE
7.2
Configuring Analog Port Pins
The use of the ADPCFG and TRIS registers control the
operation of the A/D port pins. The port pins that are
desired as analog inputs must have their correspond-
ing TRIS bit set (input). If the TRIS bit is cleared
(output), the digital output level (VOH or VOL) is
converted.
When the PORT register is read, all pins configured as
analog input channels are read as cleared (a low level).
Pins configured as digital inputs will not convert an
analog input. Analog levels on any pin that is defined as
a digital input (including the ANx pins) may cause the
input buffer to consume current that exceeds the
device specifications.
7.2.1
I/O PORT WRITE/READ TIMING
One instruction cycle is required between a port
direction change or port write operation and a read
operation of the same port. Typically, this instruction
would be a NOP.
EXAMPLE 7-1:
PORT WRITE/READ
EXAMPLE
Q
D
CK
WR LAT +
TRIS Latch
I/O Pad
WR PORT
Data Bus
Q
D
CK
Data Latch
Read LAT
Read PORT
Read TRIS
1
0
1
0
WR TRIS
Peripheral Output Data
Peripheral Input Data
I/O Cell
Peripheral Module
Peripheral Output Enable
PIO Module
Output Multiplexers
Input Data
Peripheral Module Enable
Output Enable
Output Data
MOV 0xFF00, W0 ; Configure PORTB<15:8>
; as inputs
MOV W0, TRISB
; and PORTB<7:0> as outputs
NOP
; additional instruction
cycle
BTSS PORTB, #11 ; bit test RB11 and skip if set



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com