30F4013 datasheet(85/228 Pages) MICROCHIP

85 / 228 page

 2010 Microchip Technology Inc.

DS70138G-page 85

dsPIC30F3014/4013

13.0

OUTPUT COMPARE MODULE

This section describes the output compare module and

associated operational modes. The features provided

by this module are useful in applications requiring

operational modes, such as:

• Generation of Variable Width Output Pulses

• Power Factor Correction

Figure 13-1 depicts a block diagram of the output

compare module.

The key operational features of the output compare

module include:

• Timer2 and Timer3 Selection mode

• Simple Output Compare Match mode

• Dual Output Compare Match mode

• Simple PWM mode

• Output Compare During Sleep and Idle modes

• Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the

appropriate bits in the 16-bit OCxCON SFR (where

x = 1,2,3,...,N). The dsPIC DSC devices contain up to

8 compare channels (i.e., the maximum value of N is 8).

The dsPIC30F3014 device contains

2 compare

channels while the dsPIC30F4013 device contains

4 compare channels.

OCxRS and OCxR in Figure 13-1 represent the Dual

Compare registers. In the Dual Compare mode, the

OCxR register is used for the first compare and OCxRS

is used for the second compare.

13.1

Timer2 and Timer3 Selection Mode

Each output compare channel can select between one

of two 16-bit timers: Timer2 or Timer3.

The selection of the timers is controlled by the OCTSEL

bit (OCxCON<3>). Timer2 is the default timer resource

for the output compare module.

FIGURE 13-1:

OUTPUT COMPARE MODE BLOCK DIAGRAM

Note:

This data sheet summarizes features of

this group of dsPIC30F devices and is not

intended to be a complete reference

source. For more information on the CPU,

peripherals,

descriptions

and

general device functionality, refer to the

“dsPIC30F Family Reference Manual”

(DS70046).

OCxR

Comparator

Output

Logic

OCM<2:0>

Output

OCx

Set Flag bit

OCxIF

OCxRS

Mode Select

Note:

Where ‘x’ is shown, reference is made to the registers associated with the respective output compare

channels, 1 through N.

OCFA

OCTSEL

T2P2_MATCH

TMR2<15:0

TMR3<15:0>

T3P3_MATCH

From GP

(for x = 1, 2, 3 or 4)

or OCFB

(for x = 5, 6, 7 or 8)

Timer Module

Enable

30F4013 Datasheet(PDF) 85 Page - Microchip Technology

30F4013 Datasheet(HTML) 85 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL