Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

30F4013 Datasheet(PDF) 124 Page - Microchip Technology

Part # 30F4013
Description  High-Performance,16-bit Digital Signal Controllers
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

30F4013 Datasheet(HTML) 124 Page - Microchip Technology

Back Button 30F4013 Datasheet HTML 120Page - Microchip Technology 30F4013 Datasheet HTML 121Page - Microchip Technology 30F4013 Datasheet HTML 122Page - Microchip Technology 30F4013 Datasheet HTML 123Page - Microchip Technology 30F4013 Datasheet HTML 124Page - Microchip Technology 30F4013 Datasheet HTML 125Page - Microchip Technology 30F4013 Datasheet HTML 126Page - Microchip Technology 30F4013 Datasheet HTML 127Page - Microchip Technology 30F4013 Datasheet HTML 128Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 228 page
background image
dsPIC30F3014/4013
DS70138G-page 124
 2010 Microchip Technology Inc.
size and Frame Sync generator control bits. A new I2S
data transfer boundary is marked by a high-to-low or a
low-to-high transition edge on the COFS pin.
18.3.6
SLAVE FRAME SYNC OPERATION
When the DCI module is operating as a Frame Sync
slave (COFSD = 1), data transfers are controlled by the
Codec device attached to the DCI module. The
COFSM control bits control how the DCI module
responds to incoming COFS signals.
In the Multichannel mode, a new data frame transfer
begins one CSCK cycle after the COFS pin is sampled
high (see Figure 18-2). The pulse on the COFS pin
resets the Frame Sync generator logic.
In the I2S mode, a new data word is transferred one
CSCK cycle after a low-to-high or a high-to-low transi-
tion is sampled on the COFS pin. A rising or falling
edge on the COFS pin resets the Frame Sync
generator logic.
In the AC-Link mode, the tag slot and subsequent data
slots for the next frame is transferred one CSCK cycle
after the COFS pin is sampled high.
The COFSG and WS bits must be configured to
provide the proper frame length when the module is
operating in the Slave mode. Once a valid Frame Sync
pulse has been sampled by the module on the COFS
pin, an entire data frame transfer takes place. The
module will not respond to further Frame Sync pulses
until the data frame transfer has completed.
FIGURE 18-2:
FRAME SYNC TIMING, MULTICHANNEL MODE
FIGURE 18-3:
FRAME SYNC TIMING, AC-LINK START-OF-FRAME
FIGURE 18-4:
I2S INTERFACE FRAME SYNC TIMING
CSCK
CSDI/CSDO
COFS
MSB
LSB
Tag
MSb
BIT_CLK
CSDO or CSDI
SYNC
Tag
bit 14
S12
LSb
S12
bit 1
S12
bit 2
Tag
bit 13
MSB
LSB MSB
LSB
CSCK
CSDI or CSDO
WS
Note:
A 5-bit transfer is shown here for illustration purposes. The I2S protocol does not specify word length – this
will be system dependent.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com