ADSP-21062LABZ-160 datasheet(18/64 Pages) AD

18 / 64 page

Rev. F

Page 18 of 64

March 2008

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

ADSP-21060L/ADSP-21062L SPECIFICATIONS

Note that component specifications are subject to change

without notice.

OPERATING CONDITIONS (3.3 V)

ELECTRICAL CHARACTERISTICS (3.3 V)

A Grade

C Grade

K Grade

Parameter

Description

Min

Max

Min

Max

Min

Max

Unit

VDD

Supply Voltage

3.15

3.45

3.15

3.45

3.15

3.45

TCASE

Case Operating Temperature

–40

+85

–40

+100

–40

+85

VIH1

1 Applies to input and bidirectional pins: DATA47–0, ADDR31–0, RD, WR, SW, ACK, SBTS, IRQ2–0, FLAG3–0, HGB, CS, DMAR1, DMAR2, BR6–1, ID2–0, RPBA, CPA,

TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1

High Level Input Voltage @ VDD = Max

2.0

VDD + 0.5

2.0

VDD + 0.5

2.0

VDD + 0.5

VIH2

2 Applies to input pins: CLKIN, RESET, TRST

High Level Input Voltage @ VDD = Max

2.2

VDD + 0.5

2.2

VDD + 0.5

2.2

VDD + 0.5

VIL

1, 2

Low Level Input Voltage @ VDD = Min

–0.5

+0.8

–0.5

+0.8

–0.5

+0.8

Parameter

Description

Test Conditions

Min

Max

Unit

VOH

1, 2

High Level Output Voltage

@ VDD = Min, IOH = –2.0 mA

2.4

VOL

1, 2

Low Level Output Voltage

@ VDD = Min, IOL = 4.0 mA

0.4

IIH

3, 4

High Level Input Current

@ VDD = Max, VIN = VDD Max

μA

IIL

Low Level Input Current

@ VDD = Max, VIN = 0 V

μA

IILP

Low Level Input Current

@ VDD = Max, VIN = 0 V

150

μA

IOZH

5, 6, 7, 8

Three-State Leakage Current

@ VDD = Max, VIN = VDD Max

μA

IOZL

5, 9

Three-State Leakage Current

@ VDD = Max, VIN = 0 V

μA

IOZHP

Three-State Leakage Current

@ VDD = Max, VIN = VDD Max

350

μA

IOZLC

Three-State Leakage Current

@ VDD = Max, VIN = 0 V

1.5

IOZLA

Three-State Leakage Current

@ VDD = Max, VIN = 1.5 V

350

μA

IOZLAR

Three-State Leakage Current

@ VDD = Max, VIN = 0 V

4.2

IOZLS

Three-State Leakage Current

@ VDD = Max, VIN = 0 V

150

μA

CIN

11, 12

Input Capacitance

fIN = 1 MHz, TCASE = 25°C, VIN = 2.5 V

4.7

1 Applies to output and bidirectional pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, TIMEXP, HBG, REDY, DMAG1, DMAG2,

BR6–1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.

2 See “Output Drive Currents” for typical drive current capabilities.

3 Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMAR1, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

4 Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

5 Applies to three-statable pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, HBG, REDY, DMAG1, DMAG2, BMS, BR6–1, TFSx, RFSx,

TDO, EMU. (Note that ACK is pulled up internally with 2 k

: during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus

mastership.)

6 Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

7 Applies to CPA pin.

8 Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k

: during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL

is not requesting bus mastership).

9 Applies to three-statable pins with internal pull-downs: LxDAT3–0, LxCLK, LxACK.

10Applies to ACK pin when keeper latch enabled.

11Applies to all signal pins.

12Guaranteed but not tested.

ADSP-21062LABZ-160 Datasheet(PDF) 18 Page - Analog Devices

ADSP-21062LABZ-160 Datasheet(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL