TAS5760LDAPR datasheet(45/77 Pages) TI1

45 / 77 page

TAS5760L

www.ti.com

SLOS782B – JULY 2013 – REVISED SEPTEMBER 2015

10.2.2.2.2

Shutdown Procedures- Hardware Control Mode

1. The device is in normal operation

2. Pull SPK_SLEEP/ADR HIGH

3. Pull SPK_SD LOW

4. The clocks can now be stopped and the power supplies brought down

5. The device is now fully shutdown and powered off

10.2.2.2.3

Digital I/O Connectivity

The digital I/O lines of the TAS5760L are described in previous sections. As discussed, whenever a static digital

pin (that is a pin that is hardwired to be HIGH or LOW) is required to be pulled HIGH, it should be connected to

DVDD through a pullup resistor in order to control the slew rate of the voltage presented to the digital I/O pins. It

is not, however, necessary to have a separate pullup resistor for each static digital I/O line. Instead, a single

resistor can be used to tie all static I/O lines HIGH to reduce BOM count. For instance, if Software Control Mode

is desired both the GAIN[1:0] and the PBTL/SCL pins can both be pulled HIGH through a single pullup resistor.

10.2.2.3 Application Curve

Table 12. Relevant Performance Plots

PLOT TITLE

PLOT NUMBER

Figure 1. Output Power vs PVDD

G001

Figure 2. THD+N vs Frequency With PVDD = 12 V, POSPK = 1 W

G024

Figure 4. Idle Channel Noise vs PVDD

G026

Figure 5. THD+N vs Output Power With PVDD = 12 V, Both Channels Driven

G027

Figure 7. Efficiency vs Output Power

G030

Figure 8. Crosstalk vs Frequency

G031

Figure 9. PVDD PSRR vs Frequency

G019

Figure 10. DVDD PSRR vs Frequency

G020

Figure 11. Idle Current Draw vs PVDD (Filterless)

G042

Figure 12. Idle Current Draw vs PVDD (With LC Filter as Shown on the EVM)

G023

Figure 13. Shutdown Current Draw vs PVDD (Filterless)

G022

Figure 14. Output Power vs PVDD

G039

Figure 15. THD+N vs Frequency With PVDD = 12 V, POSPK = 1 W

G002

Figure 17. Idle Channel Noise vs PVDD

G006

Figure 18. THD+N vs Output Power With PVDD = 12 V, Both Channels Driven

G008

Figure 20. Efficiency vs Output Power

G014

Figure 21. Crosstalk vs Frequency

G018

Figure 22. PVDD PSRR vs Frequency

G019

Figure 23. Idle Current Draw vs PVDD (Filterless)

G045

Figure 24. Idle Current Draw vs PVDD (With LC Filter as Shown on EVM)

G044

Figure 25. Shutdown Current Draw vs PVDD (Filterless)

G022

Submit Documentation Feedback

Product Folder Links: TAS5760L

TAS5760LDAPR Datasheet(PDF) 45 Page - Texas Instruments

TAS5760LDAPR Datasheet(HTML) 45 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL