Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MEC1322 Datasheet(PDF) 205 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 205 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 201Page - Microchip Technology MEC1322 Datasheet HTML 202Page - Microchip Technology MEC1322 Datasheet HTML 203Page - Microchip Technology MEC1322 Datasheet HTML 204Page - Microchip Technology MEC1322 Datasheet HTML 205Page - Microchip Technology MEC1322 Datasheet HTML 206Page - Microchip Technology MEC1322 Datasheet HTML 207Page - Microchip Technology MEC1322 Datasheet HTML 208Page - Microchip Technology MEC1322 Datasheet HTML 209Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 205 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 205
MEC1322
GIRQx Interrupt Result
Bits D30 down to D0 are defined in the following subsections reflect the state of the GIRQx interrupt source after the
enable bit. The GIRQx result bits are OR’d together to generate the IRQx vector.
Bit D31
Bit D31 is hard-coded to ‘1’.
GIRQx Enable Clear[31:0]
Each GIRQx bit can be individually disabled to assert an interrupt event.
0= Writing a zero has no effect.
1= Writing a one will disable respective GIRQx.
Reading always returns the current value of the GIRQx ENABLE bit. The state of the GIRQx ENABLE bit is determined
by the corresponding GIRQx Enable Set bit and the GIRQx Enable Clear bit. (0=disabled, 1-enabled)
15.9.1
GIRQ8
TABLE 15-9:
GIRQX RESULT REGISTER
Offset
-
32-bit
EC Size
POWER
VCC1
8000_0000h
VCC1_RESET
Default
BIT
D31
D30
D29
• • •
D2
D1
D0
TYPE
RR
BIT NAME
‘1’
See Tables in the following subsections
TABLE 15-10: GIRQX ENABLE CLEAR REGISTER
Offset
-
32-bit
Size
POWER
VCC1
0000_0000h
VCC1_RESET
Default
BIT
D31
D30
D29
• • •
D2
D1
D0
TYPE
R
R/WC except for reserved bits, which are R
BIT NAME
Reserved
See Tables in the following subsections
TABLE 15-11: BIT DEFINITIONS FOR GIRQ8 SOURCE, ENABLE, AND RESULT REGISTERS
Bit
Block Instance
Name
Source Name
Wake
Source Description
[7:0]
GPIO[147:140]
GPIO_Event
Y
Bits[0:7] are controlled by the GPIO_Events gener-
ated by GPIO140 through GPIO147, respectively.
The GPIO Interface can generate an interrupt source
event on a high level, low level, rising edge and fall-
ing edge, as configured by the Interrupt Detection
(int_det) bits in the Pin Control Register associated
with the GPIO signal function.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com