Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MEC1322 Datasheet(PDF) 55 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 55 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 51Page - Microchip Technology MEC1322 Datasheet HTML 52Page - Microchip Technology MEC1322 Datasheet HTML 53Page - Microchip Technology MEC1322 Datasheet HTML 54Page - Microchip Technology MEC1322 Datasheet HTML 55Page - Microchip Technology MEC1322 Datasheet HTML 56Page - Microchip Technology MEC1322 Datasheet HTML 57Page - Microchip Technology MEC1322 Datasheet HTML 58Page - Microchip Technology MEC1322 Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 55
MEC1322
3.8
EC-Only Registers
Note 3-9
The Base Address indicates where the first register can be accessed in a particular address space
for a block instance.
3.9
Sleep Enable and Clock Required Registers
The following are the Sleep Enable and Clock Required registers for the MEC1322.
3.9.1
CHIP SLEEP ENABLE REGISTER (CHIP_SLP_EN)
TABLE 3-8:
EC-ONLY REGISTER BASE ADDRESS TABLE
Block Instance
Instance
Number
Host
Address Space
Base Address (Note 3-9)
PCR
0
EC
32-bit internal
address space
4008_0100h
TABLE 3-9:
POWER, CLOCKS AND RESET VCC1-POWERED REGISTERS SUMMARY
Offset
Register Name
00h
Chip Sleep Enable Register (CHIP_SLP_EN)
04h
Chip Clock Required Status Registers (CHIP_CLK_REQ_STS)
08h
EC Sleep Enable Register (EC_SLP_EN)
0Ch
EC Clock Required Status Registers (EC_CLK_REQ_STS)
10h
Host Sleep Enable Register (HOST_SLP_EN)
14h
Host Clock Required Status Registers (HOST_CLK_REQ)
18h
System Sleep Control Register (SYS_SLP_CNTRL)
20h
Processor Clock Control Register (PROC_CLK_CNTRL)
24h
EC Sleep Enable 2 Register (EC_SLP_EN2)
28h
EC Clock Required 2 Status Register (EC_CLK_REQ2_STS)
2Ch
Slow Clock Control Register (SLOW_CLK_CNTRL)
30h
Oscillator ID Register (CHIP_OSC_ID)
34h
PCR chip sub-system power reset status (CHIP_PWR_RST_STS)
38h
Chip Reset Enable Register (CHIP_RST_EN)
3Ch
Host Reset Enable Register (HOST_RST_EN)
40h
EC Reset Enable Register (EC_RST_EN)
44h
EC Reset Enable 2 Register (EC_RST_EN2)
48h
Power Reset Control (PWR_RST_CTRL) Register
Note:
All register addresses are naturally aligned on 32-bit boundaries. Offsets for registers that are smaller than
32 bits are reserved and must not be used for any other purpose.
Offset
00h
Bits
Description
Type
Default
Reset
Event
31:2 RESERVED
RES
1 MCHP Reserved (Note 3-10)R/W
0h
VCC1_R
ESET
0 MCHP Reserved (Note 3-10)R/W
0h
VCC1_R
ESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com