Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMP320C2811PBKA Datasheet(PDF) 92 Page - Texas Instruments

Part # TMP320C2811PBKA
Description  TMS320R2811, TMS320R2812 Digital Signal Processors
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMP320C2811PBKA Datasheet(HTML) 92 Page - Texas Instruments

Back Button TMP320C2811PBKA Datasheet HTML 88Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 89Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 90Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 91Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 92Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 93Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 94Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 95Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 96Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 147 page
background image
Electrical Specifications
92
June 2004
SPRS257
6.13.2 Output Clock Characteristics
Table 6−7. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)†‡
No.
PARAMETER
MIN
TYP
MAX
UNIT
C1
tc(XCO)
Cycle time, XCLKOUT
6.67§
ns
C3
tf(XCO)
Fall time, XCLKOUT
2
ns
C4
tr(XCO)
Rise time, XCLKOUT
2
ns
C5
tw(XCOL)
Pulse duration, XCLKOUT low
H−2
H+2
ns
C6
tw(XCOH)
Pulse duration, XCLKOUT high
H−2
H+2
ns
C7
tp
PLL lock time
131072tc(CI)
ns
† A load of 40 pF is assumed for these parameters.
‡ H = 0.5tc(XCO)
§ The PLL must be used for maximum frequency operation.
C4
C3
XCLKOUT
(see Note B)
XCLKIN
C5
C9
C10
C1
C8
C6
(see Note A)
NOTES: A. The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveform relationship shown in Figure 6−5 is
intended to illustrate the timing parameters only and may differ based on configuration.
B. XCLKOUT configured to reflect SYSCLKOUT.
Figure 6−5. Clock Timing
6.14 Reset Timing
Table 6−8. Reset (XRS) Timing Requirements†
MIN
NOM
MAX
UNIT
tw(RSL1)
Pulse duration, stable XCLKIN to XRS high
8tc(CI)
cycles
t
Pulse duration XRS low
Warm reset
8tc(CI)
cycles
tw(RSL2)
Pulse duration, XRS low
WD-initiated reset
512tc(CI)
cycles
tw(WDRS)
Pulse duration, reset pulse generated by watchdog
512tc(CI)
cycles
td(EX)
Delay time, address/data valid after XRS high
32tc(CI)
cycles
tOSCST‡
Oscillator start-up time
1
10
ms
tsu(XPLLDIS)
Setup time for XPLLDIS pin
16tc(CI)
cycles
th(XPLLDIS)
Hold time for XPLLDIS pin
16tc(CI)
cycles
th(XMP/MC)
Hold time for XMP/MC pin
16tc(CI)
cycles
th(boot-mode)
Hold time for boot-mode pins
2520tc(CI)§
cycles
† If external oscillator/clock source are used, reset time has to be low at least for 1 ms after VDD reaches 1.5 V.
‡ Dependent on crystal/resonator and board design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com