TMP320C2811PBKA datasheet(28/147 Pages) TI

28 / 147 page

Functional Overview

June 2004

SPRS257

3.1

Memory Map

Block

Start Address

0x00 0000

M0 Vector − RAM (32 × 32)

(Enabled if VMAP = 0)

Data Space

Prog Space

M0 SARAM (1K × 16)

M1 SARAM (1K × 16)

Peripheral Frame 0

(2K × 16)

0x00 0040

0x00 0400

0x00 0800

PIE Vector - RAM

(256 × 16)

(Enabled if VMAP

= 1, ENPIE = 1)

Reserved

L0 SARAM (4K × 16)

Peripheral Frame 1

(4K × 16, Protected)

Reserved

Peripheral Frame 2

(4K × 16, Protected)

L1 SARAM (4K × 16)

H0 SARAM (8K × 16)

Reserved

Boot ROM (4K × 16)

(Enabled if MP/MC = 0)

BROM Vector - ROM (32 × 32)

(Enabled if VMAP = 1, MP/MC = 0, ENPIE = 0)

0x00 0D00

0x00 0E00

0x00 2000

0x00 6000

0x00 7000

0x00 8000

0x00 9000

0x00 A000

0x00 A800

0x3F 8000

0x3F A000

0x3F F000

0x3F FFC0

Data Space

Prog Space

Reserved

XINTF Zone 0 (8K × 16, XZCS0AND1)

XINTF Zone 1 (8K × 16, XZCS0AND1) (Protected)

Reserved

XINTF Zone 2 (0.5M × 16, XZCS2)

XINTF Zone 6 (0.5M × 16, XZCS6AND7)

Reserved

XINTF Zone 7 (16K × 16, XZCS6AND7)

(Enabled if MP/MC = 1)

XINTF Vector - RAM (32 × 32)

(Enabled if VMAP = 1, MP/MC = 1, ENPIE = 0)

On-Chip Memory

External Memory XINTF

Only one of these vector maps—M0 vector, PIE vector, BROM vector, XINTF vector—should be enabled at a time.

LEGEND:

0x08 0000

0x00 4000

0x10 0000

0x18 0000

0x3F C000

0x00 2000

Reserved

L2 SARAM (1K × 16)

L3 SARAM (1K × 16)

0x00 A400

128-bit Password (see Note H)

NOTES: A. Memory blocks are not to scale.

B. Reserved locations are reserved for future expansion. Application should not access these areas.

C. Boot ROM and Zone 7 memory maps are active either in on-chip or XINTF zone depending on MP/MC, not in both.

D. Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only.

User program cannot access these memory maps in program space.

E. “Protected” means the order of Write followed by Read operations is preserved rather than the pipeline order.

F. Certain memory ranges are EALLOW protected against spurious writes after configuration.

G. Zones 0 and 1 and Zones 6 and 7 share the same chip select; hence, these memory blocks have mirrored locations.

H. The passwords are set to all ones.

0x3F7FF8

Figure 3−2. R2812 Memory Map (See Notes A through H)

TMP320C2811PBKA Datasheet(PDF) 28 Page - Texas Instruments

TMP320C2811PBKA Datasheet(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL