| Electronic Components Datasheet Search |
|
TMP320C2811PBKA Datasheet(PDF) 125 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP320C2811PBKA Datasheet(HTML) 125 Page - Texas Instruments |
|
125 / 147 page ![]() Electrical Specifications 125 June 2004 SPRS257 6.28 XHOLD/XHOLDA Timing Table 6−36. XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK)†‡ MIN MAX UNIT td(HL-HiZ) Delay time, XHOLD low to Hi-Z on all Address, Data, and Control 4tc(XTIM) ns td(HL-HAL) Delay time, XHOLD low to XHOLDA low 5tc(XTIM) ns td(HH-HAH) Delay time, XHOLD high to XHOLDA high 3tc(XTIM) ns td(HH-BV) Delay time, XHOLD high to Bus valid 4tc(XTIM) ns † When a low signal is detected on XHOLD, all pending XINTF accesses will be completed before the bus is placed in a high-impedance state. ‡ The state of XHOLD is latched on the rising edge of XTIMCLK. XCLKOUT (/1 Mode) XHOLD XR/W, XZCS0AND1, XZCS2, XZCS6AND7 XD[15:0] Valid XHOLDA td(HL-Hiz) td(HH-HAH) High-Impedance XA[18:0] Valid Valid High-Impedance td(HH-BV) td(HL-HAL) See Note A See Note B NOTES: A. All pending XINTF accesses are completed. B. Normal XINTF operation resumes. Figure 6−32. External Interface Hold Waveform |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |