DS90C3201

www.ti.com

SNLS192D – APRIL 2005 – REVISED APRIL 2013

2 channels of video data (10-bit each for RGB for each channel, totaling 60 bits) and control signals (HSYNC,

VSYNC, DE and two user-defined signals) along with clock signal. The dual high speed LVDS channels supports

single pixel in-single pixel out and dual pixel in-dual pixel out transmission modes. The FPD-Link chipset is

suitable for a variety of display applications including LCD Monitors, LCD TV, Digital TV, and DLP TV, and

Plasma Display Panels.

Using a true 10-bit color depth system, the 30-bit RGB color produces over 1.07 billion colors to represent High

Definition (HD) displays in their most natural color, surpassing the maximum 16.7 million colors achieved by 6/8-

bit color conventionally used for large-scale LCD televisions and LCD monitors.

LVDS TRANSMITTER

The LVDS Transmitter serializes LVCMOS/LVTTL RGB video data and control signal timing into LVDS data

streams.

SINGLE PIXEL AND DUAL PIXEL INTERFACE

The DS90C3201 LVDS ports support two modes: Single Pixel mode (30-bit LVDS output) and Dual Pixel mode

(2 x 30-bit LVDS output). For Single Pixel mode, the Odd LVDS ports for 10-bit RGB data are utilized. For the

Dual Pixel mode, both Odd and Even LVDS ports are utilized for 10-bit RGB data.

SELECTABLE INPUT DATA STROBE

The Transmitter input data edge strobe can be latched on the rising or falling edges of input clock signal. The

dedicated RFB pin is used to program input strobe select on the rising edge of TCLK IN or the falling edge of

TCLK IN.

2-WIRE SERIAL COMMUNICATION INTERFACE

Optional Two-wire serial interface programming allows fine tuning in development and production environments.

The Two-wire serial interface provides several capabilities to reduce EMI and to customize output timing. These

capabilities are selectable/programmable via Two-wire serial interface: Programmable LVDS Swing Control,

Adjustable Input Setup/Hold Control, Input/Output Channel Control.

PROGRAMMABLE LVDS SWING CONTROL

for better impedance matching for noise and EMI reduction. The low level LVDS swing mode and offset voltage

can be controlled via Two-wire serial interface.

ADJUSTABLE INPUT SETUP/HOLD CONTROL

Programmable LVCMOS/LVTTL Data Input Setup and Hold Times can be adjusted with respect to TCLK IN for

convenient interface with a variety of graphic controllers and video processors. Feature is controlled via Two-wire

serial interface.

INPUT/OUTPUT CHANNEL CONTROL

Full independent control for input/output channels can be disabled to minimize power supply line noise and

overall power dissipation. Feature is configured via Two-wire serial interface.

Copyright © 2005–2013, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: DS90C3201