UCD3138128APFC datasheet(27/83 Pages) TI1

27 / 83 page

UCD3138128A

www.ti.com

SLUSC99 – JULY 2016

Product Folder Links: UCD3138128A

Submit Documentation Feedback

The output of the filter feeds the high resolution DPWM module. The DPWM module produces the pulse width

modulated outputs for the power stage switches. The compensator calculates the duty ratio as a 24-bit number in

Q23 fixed point format (23 bit integer with 1 sign bit). This represents a value within the range 0.0 to 1.0. This

duty ratio value is used to generate the corresponding DPWM output ON time. The resolution of the DPWM ON

time is 250 psec.

Each DPWM module can be synchronized to another module or to an external sync signal. An input SYNC signal

causes a DPWM ramp timer to reset. The SYNC signal outputs—from each of the four DPWM modules—occur

when the ramp timer crosses a programmed threshold. In this way the phase of the DPWM outputs for multiple

power stages can be tightly controlled.

The DPWM logic is probably the most complex of the Digital Peripherals. It receives the output of the

compensator and converts it into the correct DPWM output for several power supply topologies. It provides for

programmable dead times and cycle adjustments for current balancing between phases. It controls the triggering

of the EADC. It can synchronize to other DPWMs or to external sources. It can provide synchronization

information to other DPWMs or to external recipients. In addition, it interfaces to several fault handling circuits.

Some of the control for these fault handling circuits is in the DPWM registers. Fault handling is covered in the

Fault Mux section.

Each DPWM module supports the following features:

•

Dedicated 14 bit time-base with period and frequency control

•

Shadow period register for end of period updates.

•

Quad-event control registers (A and B, rising and falling) (Events 1 to 4)

–

Used for on/off DPWM duty ratio updates.

•

Phase control relative to other DPWM modules

•

Sample trigger placement for output voltage sensing at any point during the DPWM cycle.

•

Support for two independent edge placement DPWM outputs (same frequency or period setting)

•

Dead-time between DPWM A and B outputs

•

High Resolution capabilities – 250 ps

•

Pulse cycle adjustment of up to ±8.192 µs (32768 × 250 ps)

•

Active high/ active low output polarity selection

•

Provides events to trigger both CPU interrupts and start of ADC12 conversions.

The DPWM is a complex logic system which is highly configurable to support different power supply topologies.

For details about the DPWM operation modes, refer to Device Functional Modes.

9.3.2.1.3

DPWM Events

Each DPWM can control the following timing events:

1. Sample Trigger Count–This register defines where the error voltage is sampled by the EADC in relationship

to the DPWM period. The programmed value set in the register should be one fourth of the value calculated

based on the DPWM clock. The clock controlling the circuitry runs at one fourth of the DPWM clock (PCLK =

250 MHz max). When this sample trigger count is equal to the DPWM Counter, it initiates a front end

calculation by triggering the EADC, resulting in a CLA calculation, and a DPWM update. Oversampling can

be set for 2, 4, or 8 times the sampling rate.

2. Phase Trigger Count – count offset for slaving another DPWM (Multi-Phase/Interleaved operation).

3. Period – low resolution switching period count. (count of PCLK cycles)

4. Event 1 – count offset for rising DPWM A event. (PCLK cycles)

5. Event 2 – DPWM count for falling DPWM A event that sets the duty ratio. Last 4 bits of the register are for

high resolution control. Upper 14 bits are the number of PCLK cycle counts.

6. Event 3 – DPWM count for rising DPWM B event. Last 4 bits of the register are for high resolution control.

Upper 14 bits are the number of PCLK cycle counts.

7. Event 4 – DPWM count for falling DPWM B event. Last 4 bits of the register are for high resolution control.

Upper 14 bits are the number of PCLK cycle counts.

8. Cycle Adjust – Constant offset for Event 2 and Event 4 adjustments.

Basic comparisons between the programmed registers and the DPWM counter can create the desired edge

placements in the DPWM. High resolution edge capability is available on Events 2, 3, and 4.

UCD3138128APFC Datasheet(PDF) 27 Page - Texas Instruments

UCD3138128APFC Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL