 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320DM814x Datasheet(PDF) 172 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM814x Datasheet(HTML) 172 Page - Texas Instruments |
|
|
172 / 376 page  L4S Targets MMU UART 0/1/2/3/4/5 I2C 0/1/2/3 DMTimer 0/1/2/3/4/5/6/7/8 SPI 0/1/2/3 GPIO 0/1/2/3 MCASP 0/1/2 CFG MMCSD 0 /1 ELM RTC WDT 0/1 Mailbox Spinlock HDVPSS HDMIPHY PLLSS Control Module PRCM DCAN 0/1 OCPWP SYNCTIMER32K L4F Targets EMAC SW SATA MCASP 3/4/5 CFG MCASP 3/4/5 DATA L3S Targets MCASP 0/1 / 2 Data MCBSP GPMC HDMI USB L3S Interconnect 100 MHz (Note 2) L3F/L3Mid Interconnect 200 MHz (Note 2) L4S Interconnect 100 MHz (Note2) L4F Interconnect 200 MHz (Note 2) L3F Initiators EDMATC RD 2/3 EDMATC WR 2/3 HDVICP2 HDVPSS (2 I/F) ISS SGX530 L3F Initiators DSP CFG EMAC SW SATA DAP L3S Initiators USB2.0 (2 I/F) L3F Targets ISS MMCSD 2 HDVICP2 CFG EDMATC 0/1/2/3 EDMACC DEBUGSS DMM DDR0 DDR1 ARM Cortex A8 2 I/F L3F Initiators PCIe MEDIACTL System MMU 8 I/F 2 I/F 4 I/F DSP MDMA EDMATC RD 0/1 EDMATC WR 0/1 Note 1 : TPTC 0/1 RD/WR transactions can optionally be routed through System MMU using chip control module Note 2 : The frequencies specified are for 100% OPP 2 I/F 1 I/F 4 I/F 1 I/F 9 I/F 7 I/F 58 I/F 11 I/F 11 I/F 5 I/F L3F Targets PCIe MEDIACTL SGX530 OCMC SRAM 2 I/F L3F Targets DSP SDMA HDVICP2 SL2 2 I/F 128b 128b 128b 128b 128b 128b 128b 32b 32b 32b 32b 32b 32b 32b 32b 64b 64b 64b TMS320DM8148, TMS320DM8147 SPRS647E – MARCH 2011 – REVISED DECEMBER 2013 www.ti.com 5 System Interconnect The device’s various processors, subsystems, and peripherals are interconnected through a switch fabric architecture. The switch fabric is composed of an L3 and L4 interconnect, a switched central resource (SCR), and multiple bridges (for an overview, see Figure 5-1). Not all Initiators in the switch fabric are connected to all Target peripherals. The supported initiator and target connections are designated by a "X" in Table 5-1, Target/Initiator Connectivity. For more detailed information on the device System Interconnect Architecture, see the TMS320DM814x DaVinci Digital Media Processors Technical Reference Manual (Literature Number: SPRUGZ8). Figure 5-1. System Interconnect 172 System Interconnect Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320DM8148 TMS320DM8147 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
