TMS320DM814X datasheet(254/376 Pages) TI1

254 / 376 page

TMS320DM8148, TMS320DM8147

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

www.ti.com

8.8

General-Purpose Memory Controller (GPMC) and Error Location Module (ELM)

The GPMC is a device memory controller used to provide a glueless interface to external memory devices

such as NOR Flash, NAND Flash (with BCH and Hamming Error Code Detection for 8-bit or 16-bit NAND

Flash), SRAM, and Pseudo-SRAM. The GPMC includes flexible asynchronous protocol control for

interface to SRAM-like memories and custom logic (FPGA, CPLD, ASICs, etc.).

Other supported features include:

•

8-/16-bit wide multiplexed address/data bus

•

512 MBytes maximum addressing capability divided among up to eight chip selects

•

Non-multiplexed address/data mode

•

Pre-fetch and write posting engine associated with system DMA to get full performance from NAND

device with minimum impact on NOR/SRAM concurrent access.

The device also contains an Error Locator Module (ELM) which is used to extract error addresses from

syndrome polynomials generated using a BCH algorithm. Each of these polynomials gives a status of the

read operations for a 512 bytes block from a NAND flash and its associated BCH parity bits, plus

optionally spare area information. The ELM has the following features:

•

4-bit, 8-bit and 16-bit per 512byte block error location based on BCH algorithms

•

Eight simultaneous processing contexts

•

Page-based and continuous modes

•

Interrupt generation on error location process completion

–

When the full page has been processed in page mode

–

For each syndrome polynomial in continuous mode

254

Peripheral Information and Timings

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

TMS320DM814x Datasheet(PDF) 254 Page - Texas Instruments