THS8083APZP datasheet(11/64 Pages) TI

11 / 64 page

1–5

1.5

Abbreviations Used in This Document

PGA

Programmable gain amplifier

PLL

Phase-locked loop

I2C

Inter-IC interface

EMI

Electro-magnetic interference

NTSC

National Television Systems Committee

PAL

Phase alternating line

DTV

Digital TV

VBI

Vertical blanking interval

Composite sync

1.6

Conventions

Throughout this document, the term YUV refers to a video/graphics signal, consisting of three components, of which

one component (Y) has its blanking level corresponding to the bottom level of the video signal range. The other two

components (U&V) have their blanking level at the mid-scale of the video signal range, because U&V are color

difference signals and thus, can go positive or negative with respect to blanking.

YUV, therefore, should not be restricted to NTSC/PAL component formats, but also includes baseband component

video formats used in DTV that should in a strict sense be denoted as analog YCbCr or YPbPr.

The term RGB refers to a video/graphics signal, consisting of three components, of which all components have their

blanking level corresponding to the bottom level of the video signal range. Therefore, it relates to both RGB PC

formats as well as red-green-blue video component signals, sometimes denoted as GBR instead of RGB in video

broadcast environments.

1.7

THS8083A Terminal Functions

TERMINAL

I/O/B†

TYPE‡

DESCRIPTION

NAME

NO.

I/O/B†

TYPE‡

DESCRIPTION

POWER SUPPLIES

AVSS_PLL

Analog ground for PLL (XTL oscillator and analog PLL)

AVDD_PLL

Analog supply (3.3 V) for analog PLL

DVSS_PLL

Digital ground for digital PLL

DVDD_PLL

Digital supply (3.3 V) for digital PLL

AVSS_CH1

Analog ground for A/D channel 1

AVDD_CH1

Analog supply (3.3 V) for A/D channel 1

AVSS_CH2_3

Analog ground for A/D channel 2 and channel 3

AVDD_CH2_3

Analog supply (3.3 V) for A/D channel 2 and channel 3

DVDD

18, 50, 57

Digital supply for all logic, except digital PLL

DVSS

19, 58

Digital ground for all logic, except digital PLL

VSS

Substrate ground

AVDD_REF

Analog supply (3.3 V) for voltage and current reference generator

AVSS_REF

Analog ground (3.3 V) for voltage and current reference generator

† I = input to device: O = output from device B = bidirectional

‡ A = analog pin: D = digital pin

THS8083APZP Datasheet(PDF) 11 Page - Texas Instruments

THS8083APZP Datasheet(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL