THS8083APZP datasheet(29/64 Pages) TI

29 / 64 page

3–5

3.2

start-up condition after general chip reset. The register state after power up is undefined i.e., the device requires a

reset after power up (RESET low) to put all registers in their default states. The value of these registers is preserved

in all power-down modes (i.e. after power down the register values are identical as when entering power down); they

do not return to their default values under this condition. In order for the device to reset correctly, a master clock signal

needs to be applied during reset from either a clock signal on XTL1–MCLK or a crystal connected between

XTL1–MCLK and XTL2. The reset signal needs to be at least 5 clock cycles wide.

Default values: The default values for this device are set for XGA@78.75 MHz.

3.2.1

Subaddress: 00 (R/W)

TERM_CNT7

TERM_CNT6

TERM_CNT5

TERM_CNT4

TERM_CNT3

TERM_CNT2

TERM_CNT1

TERM_CNT0

MSB

LSB

TERM_CNT[7..0]:

TERM_CNT[11..0] sets the number of pixels per line. Controls the digital PLL feedback divider.

Default: 0x20

3.2.2

Subaddress: 01 (R/W)

TERM_CNT11

TERM_CNT10

TERM_CNT9

TERM_CNT8

MSB

LSB

TERM_CNT[11..8]:

See register TERM_CNT_0.

Default: 0x5

Default TERM_CNT: 0x520 = 1312 pixels/line (XGA@75 Hz)

3.2.3

Subaddress: 02 (R/W)

NOM_INC7

NOM_INC6

NOM_INC5

NOM_INC4

NOM_INC3

NOM_INC2

NOM_INC1

NOM_INC0

MSB

LSB

NOM_INC[7..0]:

NOM_INC[32..27]: integer part of DTO increment value

NOM_INC[26..0] : fractional part of DTO increment value

(See Appendix A for how to calculate the increment)

Default: 0x16

3.2.4

Subaddress: 03 (R/W)

NOM_INC15

NOM_INC14

NOM_INC13

NOM_INC12

NOM_INC11

NOM_INC10

NOM_INC9

NOM_INC8

MSB

LSB

NOM_INC[15..8]:

See register NOM_INC_0.

Default: 0x8A

THS8083APZP Datasheet(PDF) 29 Page - Texas Instruments

THS8083APZP Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL