Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F56519FDFP Datasheet(PDF) 124 Page - Renesas Technology Corp

Part # R5F56519FDFP
Description  120-MHz, 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 1-MB flash memory,
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F56519FDFP Datasheet(HTML) 124 Page - Renesas Technology Corp

Back Button R5F56519FDFP Datasheet HTML 120Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 121Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 122Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 123Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 124Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 125Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 126Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 127Page - Renesas Technology Corp R5F56519FDFP Datasheet HTML 128Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 190 page
background image
R01DS0276EJ0100 Rev.1.00
Page 124 of 190
Aug 24, 2016
RX65N Group, RX651 Group
5. Electrical Characteristics
Figure 5.10
PLL Clock Oscillation Start Timing
Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation
provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the SOSCWTCR.SSTS[7:0] bits determines the sub-clock oscillation stabilization
wait time in accord with the formula below.
tSUBOSCWT = [(SSTS[7:0] bits × 16384) + 10] / fLOCO
Figure 5.11
Sub-Clock Oscillation Start Timing
Table 5.17
PLL Clock Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Test
Conditions
PLL clock oscillation frequency
fPLL
120
—
240
MHz
PLL clock oscillation stabilization wait time
tPLLWT
—
259
320
μs
Figure 5.10
Table 5.18
Sub-Clock Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7
≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
VBATT = 2.0 to 3.6 V, Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Test
Conditions
Sub-clock oscillation frequency
fSUB
—
32.768
—
kHz
Sub-clock oscillation stabilization time
tSUBOSC
——
*1
s
Figure 5.11
Sub-clock oscillation stabilization wait time
tSUBOSCWT
——
*2
s
PLLCR2.PLLEN
OSCOVFSR.PLOVF
PLL clock
tPLLWT
PLL circuit output
Sub-clock oscillator output
SOSCCR.SOSTP
tSUBOSC
Sub-clock
OSCOVFSR.SOOVF
tSUBOSCWT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com