R5F56519FDFP datasheet(152/190 Pages) RENESAS

152 / 190 page

R01DS0276EJ0100 Rev.1.00

Page 152 of 190

Aug 24, 2016

RX65N Group, RX651 Group

5. Electrical Characteristics

Note 1. tPAcyc: PCLKA cycle

Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups.

For the RSPI interface, the AC portion of the electrical characteristics is measured for each group.

Table 5.33

RSPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,

High-drive output is selected by the driving ability control register.

Item

Symbol

Min.*1

Max.*1

Unit*1

Test

Conditions*2

RSPI

RSPCK clock cycle

Master

tSPcyc

4096

tPAcyc Figure 5.44

Slave

4096

RSPCK clock high pulse

width

Master

tSPCKWH

(tSPcyc – tSCKr

– tSCKf) / 2 – 3

—ns

Slave

(tSPcyc – tSCKr

– tSCKf) / 2

—

RSPCK clock low pulse

width

Master

tSPCKWL

(tSPcyc – tSCKr

– tSCKf) / 2 – 3

—ns

Slave

(tSPcyc – tSCKr

– tSCKf) / 2

—

RSPCK clock rise/fall time

Output

tSPCKr,

tSPCKf

—5

Input

—

μs

Data input setup time

Master

tSU

—

Figure 5.45 to

Figure 5.50

Slave

8.3

—

Data input hold time

Master

PCLKA divi-

sion ratio set to

1/2

tHF

0—

PCLKA divi-

sion ratio set to

a value other

than 1/2

tPAcyc

—

Slave

8.3

—

SSL setup time

Master

tLEAD

tSPcyc

Slave

—

tPAcyc

SSL hold time

Master

tLAG

tSPcyc

Slave

—

tPAcyc

Data output delay time

Master

tOD

—6.3

Slave

—

Data output hold time

Master

tOH

0—

Slave

—

Successive transmission

delay time

Master

tTD

tSPcyc + 2 × tPAcyc

8 × tSPcyc

+ 2 × tPAcyc

Slave

4 × tPAcyc

—

MOSI and MISO

rise/fall time

Output

tDr, tDf

—5

Input

—

μs

SSL

rise/fall time

Output

tSSLr,

tSSLf

—5

Input

—

μs

Slave access time

tSA

—2 × tPAcyc

+ 28

tPAcyc Figure 5.49,

Figure 5.50

Slave output release time

tREL

—2 × tPAcyc

+ 28

tPAcyc

R5F56519FDFP Datasheet(PDF) 152 Page - Renesas Technology Corp

R5F56519FDFP Datasheet(HTML) 152 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL