AD9689-2000EBZ datasheet(42/134 Pages) AD

42 / 134 page

AD9689

Data Sheet

Rev. A | Page 42 of 134

PROGRAMMING INSTRUCTIONS

Use the following procedure to set up the programmable FIR filter:

Enable the sample clock to the device.

Configure the mode registers as follows:

Set the device index to Channel A (I path)

(Register 0x0008 = 0x01).

Set the I path mode (I mode) and gain in

and Table 13).

Set the device index to Channel B (Q path)

(Register 0x0008 = 0x02).

Set the Q path mode (Q mode) and gain in

Wait at least 5 μs to allow the programmable filter to power up.

Program the I path coefficients to the internal shadow

registers as follows:

Set the device index to Channel A (I path)

(Register 0x0008 = 0x01).

Program the XI coefficients in Register 0x0E00 to

Program the YI coefficients in Register 0x0F00 to

Program the tapped delay in Register 0x0F30 (note

that this step is optional).

Program the Q path coefficients to the internal shadow

registers as follows:

Set the device index to Channel B (Q path)

(Register 0x0008 = 0x02).

Set the Q path mode and gain in Register 0x0DF8 and

Program the XQ coefficients in Register 0x0E00 to

Program the YQ coefficients in Register 0x0F00 to

Program the tapped delay in Register 0x0F30 (note

that this step is optional).

Set the chip transfer bit using either of the following

methods (note that setting the chip transfer bit applies the

programmed shadow coefficients to the filter):

Via the register map by setting the chip transfer bit

(Register 0x000F = 0x01).

Via a GPIO pin, as follows:

Configure one of the GPIO pins as the chip

transfer bit in Register 0x0040 to Register 0x0042.

ii.

Toggle the GPIO pin to initiate the chip transfer

(the rising edge is triggered).

When the I or Q path mode register changes in

Table 12. Register 0x0DF8 Definition

Bit(s)

Description

[7:3]

Reserved

[2:0]

Filter mode (I mode or Q mode)

000: filters bypassed

001: real 24-tap filter (X only)

010: real 48-tap filter (X and Y together)

100: real set of two cascaded 24-tap filters (X then Y

cascaded)

101: full complex filter using four real 24-tap filters for

Channel A or Channel B (opposite channel must also be

set to 101)

110: half complex filter using two real 48-tap filters +

48-tap delay line (X and Y together) (opposite channel

must also be set to 010)

111: real 96-tap filter (XI, YI, XQ, and YQ together)

(opposite channel must be set to 000)

Table 13. Register 0x0DF9 Definition

Bit(s)

Description

Reserved

[6:4]

Y filter gain

110: −12 dB loss

111: −6 dB loss

000: 0 dB gain

001: 6 dB gain

010: 12 dB gain

Reserved

[2:0]

X filter gain

110: −12 dB loss

111: −6 dB loss

000: 0 dB gain

001: 6 dB gain

010: 12 dB gain

Table 14 and Table 15 show the coefficient tables in

are in Q1.15 format (sign bit plus 15 fractional bits).

AD9689-2000EBZ Datasheet(PDF) 42 Page - Analog Devices

AD9689-2000EBZ Datasheet(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL