AD9689-2000EBZ datasheet(51/134 Pages) AD

51 / 134 page

Data Sheet

AD9689

Rev. A | Page 51 of 134

NCO FTW/POW/MAW/MAB Coherent Mode

For coherent mode, the NCO MAW must be set to zero

(0x0000 0000 0000). In this mode, the NCO FTW can be

calculated by the following equation:













FTW

)

mod(

round 48

(5)

where:

FTW is the 48-bit twos complement number representing the

NCO FTW.

fC is the desired carrier frequency.

fS is the ADC sampling frequency.

mod(x) is a remainder function. For example mod(110,100) =

10 and for negative numbers, mod(−32,10) = −2.

round(x) is a rounding function. For example round(3.6) = 4

and for negative numbers, round(−3.4)= −3.

Note that Equation 5 applies to the aliasing of signals in the

digital domain (that is, aliasing introduced when digitizing

analog signals). The MAW must be set to zero to use coherent

mode. When MAW is zero, the programmable modulus logic is

automatically disabled.

For example, if the ADC sampling frequency (fS) is 2600 MSPS

and the carrier frequency (fC) is 416.667 MHz, then

A997

928F

0x2906

2600

)

2600

667

416

mod(

round













FTW

NCO

The actual carrier frequency can be calculated based on the

following equation:

ACTUAL

FTW

For the previous example, the actual carrier frequency (fC_ACTUAL) is

fC_ACTUAL =

2600

667

416

= 416.66699 MHz

A 48-bit POW is available for each NCO to create a known

phase relationship between multiple chips or individual DDC

channels inside the chip.

While in coherent mode, the FTW and POW registers can be

updated at any time while still maintaining deterministic phase

results in the NCO.

NCO Channel Selection

When configured in coherent mode, only one FTW is required

in the NCO. In this mode, the user can switch to any tuning

frequency without the need to reset the NCO by writing to the

FTW directly. However, for fast switching applications, where

either all FTWs are known beforehand or it is possible to queue

up the next set of FTWs, the NCO contains 16 additional

shadow registers (see Figure 113). These shadow registers are

hereafter referred to as the NCO channels.

Figure 114 shows a simplified block diagram of the NCO

channel selection block. The gray lines in Figure 114 represent

SPI control lines.

Only one NCO channel is active at a time and NCO channel

selection is controlled either by the CMOS GPIO pins or

through the register map.

Each NCO channel selector supports three different modes, as

described in the following sections.

NCO CHANNEL

SELECTION

NCO CHANNEL SELECTION

COUNTER

GPIO

CMOS

PINS

GPIO

SELECTION

MUX

INC

[0]

NCO

CHANNEL SELECTION

0x0314, 0x0334, 0x0354, 0x0374

NCO CHANNEL MODE

[3:0]

MAP

Figure 114. NCO Channel Selection Block

AD9689-2000EBZ Datasheet(PDF) 51 Page - Analog Devices

AD9689-2000EBZ Datasheet(HTML) 51 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL