| Electronic Components Datasheet Search |
|
AD9689-2000EBZ Datasheet(PDF) 54 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9689-2000EBZ Datasheet(HTML) 54 Page - Analog Devices |
|
54 / 134 page ![]() AD9689 Data Sheet Rev. A | Page 54 of 134 The synchronization triggering mechanism uses a master/slave arrangement, as shown in Figure 116. CLOCK GENERATION SYSREF± DEVICE_CLOCK± MNTO SNTI SNTI SNTI 1 LINK, L LANES 1 LINK, L LANES 1 LINK, L LANES 1 LINK, L LANES ADC DEVICE 0 (MASTER) ADC DEVICE 1 (SLAVE) ADC DEVICE 2 (SLAVE) ADC DEVICE 3 (SLAVE) MNTO = MASTER NEXT TRIGGER OUTPUT (CMOS) SNTI = SLAVE NEXT TRIGGER INPUT (CMOS) Figure 116. System Using Master/Slave Synchronization Triggering Each device has an internal next synchronization trigger enable (NSTE) signal that controls whether the next SYSREF signal causes a synchronization event. Slave ADC devices must source their NSTE from an external slave next trigger input (SNTI) pin. Master devices can either use an external master next trigger output (MNTO) pin (default setting), or use an external SNTI pin. See Table 47 (Register 0x0041 and Register 0x0042) to configure the FD_x/GPIO pins for this operation. NCO Multichip Synchronization at Startup Figure 117 shows a timing diagram along with the required sequence of events for NCO multichip synchronization using triggering and SYSREF at startup. Using this start-up sequence synchronizes all the NCOs and LMFCs in the system at once. NCO Multichip Synchronization During Normal Operation See the Setting Up the Multichannel NCO Feature section. MNTO SNTI SYSREF DEVICE CLOCK LMFCs DON’T CARE DON’T CARE NCOs NCO SYNCHRONIZED LMFC SYNCHRONIZED BOARD PROPAGATION DELAY NSTE INPUT DELAY CONFIGURE MASTER AND SLAVE DEVICES ENABLE TRIGGER IN MASTER DEVICES MNTO SET HIGH SNTI SET HIGH SYSTEM SYNCHRONIZATION ACHIEVED SYSREF IGNORED MNTO = MASTER NEXT TRIGGER OUTPUT (CMOS) SNTI = SLAVE NEXT TRIGGER INPUT (CMOS) NSTE = NEXT SYNCHRONIZATION TRIGGER ENABLE LMFC = LOCAL MULTIFRAME CLOCK NCO = NUMERICALLY CONTROLLED OSCILLATOR Figure 117. NCO Multichip Synchronization at Startup (Using Triggering and SYSREF) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |