| Electronic Components Datasheet Search |
|
SLG46121V Datasheet(PDF) 58 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46121V Datasheet(HTML) 58 Page - Dialog Semiconductor |
|
58 / 98 page ![]() 000-0046121--106 Page 57 of 97 SLG46121 10.6.1 Programmable Delay Register Settings Table 47. Programmable Delay Register Settings Signal Function Register Bit Address Register Definition Programmable delay or filter output select reg <746> 0: programmable delay output 1: filter output Select the edge mode of programmable delay & edge detector reg <745:744> 00: Rising Edge Detector 01: Falling Edge Detector 10: Both Edge Detector 11: Both Edge Delay Delay value select for programmable delay & edge detector (VDD = 3.3V, typical condition) reg <743:742> 00: 163 ns 01: 305 ns 10: 446 ns 11: 588 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |