Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SLG46121V Datasheet(PDF) 61 Page - Dialog Semiconductor

Part # SLG46121V
Description  Personal Computers and Servers
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46121V Datasheet(HTML) 61 Page - Dialog Semiconductor

Back Button SLG46121V Datasheet HTML 57Page - Dialog Semiconductor SLG46121V Datasheet HTML 58Page - Dialog Semiconductor SLG46121V Datasheet HTML 59Page - Dialog Semiconductor SLG46121V Datasheet HTML 60Page - Dialog Semiconductor SLG46121V Datasheet HTML 61Page - Dialog Semiconductor SLG46121V Datasheet HTML 62Page - Dialog Semiconductor SLG46121V Datasheet HTML 63Page - Dialog Semiconductor SLG46121V Datasheet HTML 64Page - Dialog Semiconductor SLG46121V Datasheet HTML 65Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 98 page
background image
000-0046121--106
Page 60 of 97
SLG46121
Each of the ACMP cells has a negative input signal that is either created from an internal VREF or provided by the external
reference/source. Internal Vref accuracy is optimized near 1000 mV selection.
Note: Power supply control options have influence on the ACMP operation.
Note: Any ACMP powered on enables the BandGap internal circuit as well. An analog voltage will appear on Vref (even when the
Force BandGap option is set as Disabled).
Analog comparators have the following configurable options:
•
Hysteresis: Input signal hysteresis options are Disable, 25 mV, 50 mV, 200 mV.
•
Low Bandwidth: Enable, Disable;
•
IN+ Gain: 1X, 0.5X, 0.33X, 0.25X;
•
IN+ source:
• ACMP0 IN+ options are PIN 3, VDD;
• ACMP1 IN+ options are PIN 6, ACMP0 IN+;
•IN- source:
• ACMP0 IN- options are 24 internal reference sources (50 mV – 1200 mV) and VDD/3, VDD/4, PIN 4;
• PWR UP=0 – ACMP is powered down; PWR UP=1 – ACMP is powered up.
All ACMPs can have a common negative input. This can be achieved by configuring ACMP0 PIN 4 analog I/O connection.
11.1 ACMP0 Block Diagram
Figure 27. ACMP0 Block Diagram
11010
11001-
00000
Internal
Vref
PIN4: ACMP0(-)
10
01
PIN3: ACMP0(+)
External VDD 1.71 V ~ 5.5 V
Selectable
Gain
reg <604:603>
to ACMP1 MUX input
Vref
+
-
From Connection
Matrix Output <56>
pdb
LBW
Selection
ibias
reg <605>
Hysteresis
Selection
reg <602:601>
L/S
ON after
100
s Delay
To Connection
Matrix Input<26>
reg <600:596>
*PIN3_aio_en; reg <606>
OFF after
1
s Delay
*PIN3_aio_en:
if reg <629:627> = ’011’ then 1, otherwise: 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com