Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ISL68134IRAZ Datasheet(PDF) 4 Page - Renesas Technology Corp

Part # ISL68134IRAZ
Description  Digital Dual Output, 4-Phase Configurable, PWM Controller with Adaptive Voltage Scaling Bus
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ISL68134IRAZ Datasheet(HTML) 4 Page - Renesas Technology Corp

  ISL68134IRAZ Datasheet HTML 1Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 2Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 3Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 4Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 5Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 6Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 7Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 8Page - Renesas Technology Corp ISL68134IRAZ Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 50 page
background image
ISL68134
FN8817 Rev.1.00
Page 4 of 50
Jun 19, 2017
Functional Pin Descriptions Refer to Table 4 on page 19 for design layout considerations.
PIN NUMBER
PIN NAME
DESCRIPTION
4, 3, 2, 1
PWM[3:0] Pulse width modulation outputs. Connect these pins to the PWM input pins of 3.3V logic compatible Intersil smart power
stages, driver IC(s), or power stages.
5
AVS_CLK AVSBus clock input pin. Connect to ground if not used.
6
AVS_SDA AVSBus data output pin. Leave open if not used.
7
AVS_MDA AVSBus data input pin. Connect to ground if not used.
8
AVS_VDDIO AVSBus reference voltage input pin. Leave open if not used.
9, 10, 38, 39,
40
DNC
Do not connect any signals to these pins.
11
EN0
Input pin used for enable control of Output 0. Active high. Connect to ground if not used.
12
EN1
Input pin used for enable control of Output 1. Active high. Connect to ground if not used.
13
TWARN
Thermal warning flag. This open-drain output will be pulled low in the event of a sensed over-temperature at TMON pins
without disabling the regulators. Maximum pull-up voltage is VCC.
14
PG0
Open-drain, power-good indicators for Output 0. Maximum pull-up voltage is VCC.
15
PG1
Open-drain, power-good indicators for Output 1. Maximum pull-up voltage is VCC.
16
SCL
Serial clock signal pin for SMBus interface. Maximum pull-up voltage is VCC.
17
SDA
Serial data signal pin for SMBus interface. Maximum pull-up voltage is VCC.
18
SALRT
Serial alert signal pin for SMBus interface. Maximum pull-up voltage is VCC.
19
CONFIG
Configuration ID selection pin. See Table 3 on page 16 for more details.
20
VINSEN
Input voltage sense pin. Connect to VIN through a resistor divider (typically 40.2k/10k) with a 10nF decoupling capacitor.
21
VSEN1
Positive differential voltage sense input for Output 1. Connect to positive remote sensing point. Connect to ground if not
used.
22
RGND1
Negative differential voltage sense input for Output 1. Connect to negative remote sensing point. Connect to ground if not
used.
23, 25, 27, 29 CSRTN[3:0] The CS and CSRTN pins are current sense inputs to individual phase differential amplifiers. Unused phases should have
their respective current sense inputs grounded. The ISL68134 supports smart power stage, DCR and resistor sensing.
Connection details depend on current sense method chosen.
24, 26, 28, 30
CS[3:0]
31
RGND0
Negative differential voltage sense input for Output 0. Connect to negative remote sensing point. Connect to ground if not
used.
32
VSEN0
Positive differential voltage sense input for Output 0. Connect to positive remote sensing point. Connect to ground if not
used.
33
TMON0
Input pin for external temperature measurement at Output 0. Supports diode based temperature sensing as well as smart
power stage sensing. Refer to “Temperature Compensation” on page 14 for more information.
34
TMON1
Input pin for external temperature measurement at Output 1. Supports diode based temperature sensing as well as smart
power stage sensing. Refer to “Temperature Compensation” on page 14 for more information.
35
VCC
Chip primary bias input. Connect this pin directly to a +3.3V supply with a high quality MLCC bypass capacitor.
36
VCCS
Internally generated 1.2V LDO logic supply from VCC. Decouple with 4.7µF or greater MLCC (X5R or better).
37
SA
PMBus Address selection pin. See Table 2 on page 12 for more details.
EPAD
GND
Package pad serves as GND return for all chip functions. Connect directly to system GND plane with multiple thermal vias.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com