STM32H723VG datasheet(200/227 Pages) STMICROELECTRONICS

200 / 227 page

Electrical characteristics

STM32H723xE/G

200/227

DS13313 Rev 2

Figure 55. MDIO Slave timing diagram

SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in Table 111 and Table 112 for SDIO are

derived from tests performed under the ambient temperature, fPCLKx frequency and VDD

supply voltage summarized in Table 12: General operating conditions, with the following

configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Capacitive load CL=30 pF

•

Measurement points are done at CMOS levels: 0.5VDD

•

IO Compensation cell activated.

•

HSLV activated when VDD ≤ 2.7 V

•

VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output

characteristics.

Table 111. Dynamics characteristics: SD / MMC characteristics, VDD=2.7 to 3.6 V(1)(2)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fPP

Clock frequency in data transfer

mode

120

MHz

SDIO_CK/fPCLK2 frequency ratio

8/3

tW(CKL)

Clock low time

fPP =52MHz

8.5

9.5

tW(CKH)

Clock high time

8.5

9.5

CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode

tISU

Input setup time HS

2.5

tIH

Input hold time HS

0.5

tIDW(3)

Input valid window (variable window)

1.5

CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode

tOV

Output valid time HS

5.5

tOH

Output hold time HS

4.5

MSv40460V1

tsu(MDIO)

tMDC)

th(MDIO)

td(MDIO)

STM32H723VG Datasheet(PDF) 200 Page - STMicroelectronics

STM32H723VG Datasheet(HTML) 200 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL