MPF7100BVBA0ES datasheet(31/125 Pages) NXP

Part #	MPF7100BVBA0ES

Description	7-channel power management integrated circuit for high performance applications

PDF	125 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

31 / 125 page

NXP Semiconductors

PF7100

7-channel power management integrated circuit for high performance applications

PF7100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 9 March 2021

31 / 125

aaa-028056

120 µs

GRP3_DLY

120 µs

GRP2_DLY

120 µs

GRP1_DLY

10 µs

PWRON

PDWN_GRP1

GPR1_DLY = 120 µs

SW1

LDO1

RESETBMCU_DLY = 10 µS

PDWN_GRP2

GPR2_DLY = 120 µs

SW2

SW3

SW4

PDWN_GRP3

GPR3_DLY = 120 µs

LDO2

PDWN_GRP4

LDO2

SW2

SW3

SW4

RESETBMCU

SW1

LDO1

Figure 11. Group power down sequence example

14.6.2.3 Power down delay

After a power down sequence is started, the PWRON pin is masked until the sequence is

finished and the programmable power down delay is reached, the device can then power

up again if a power up event is present. The power down delay time can be programed

on OTP via the OTP_PD_SEQ_DLY[1:0] bits.

Table 23. Power down delay selection

OTP_PD_SEQ_DLY[1:0]

Delay after power down sequence

No delay

1.5 ms

5.0 ms

10 ms

MPF7100BVBA0ES Datasheet(PDF) 31 Page - NXP Semiconductors

MPF7100BVBA0ES Datasheet(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL