MCF5373CAB180 datasheet(34/46 Pages) NXP

34 / 46 page

MCF537x ColdFire® Microprocessor Data Sheet, Rev. 4

Electrical Characteristics

Freescale Semiconductor

Figure 22. QSPI Timing

5.16

JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num

Characteristics1

1 JTAG_EN is expected to be a static signal. Hence, specific timing is not associated with it.

Symbol

Min

Max

Unit

TCLK Frequency of Operation

fJCYC

1/4

fsys/3

TCLK Cycle Period

tJCYC

4—

tCYC

TCLK Clock Pulse Width

tJCW

—

TCLK Rise and Fall Times

tJCRF

Boundary Scan Input Data Setup Time to TCLK Rise

tBSDST

4—

Boundary Scan Input Data Hold Time after TCLK Rise

tBSDHT

—

TCLK Low to Boundary Scan Output Data Valid

tBSDV

033

TCLK Low to Boundary Scan Output High Z

tBSDZ

033

TMS, TDI Input Data Setup Time to TCLK Rise

tTAPBST

4—

J10

TMS, TDI Input Data Hold Time after TCLK Rise

tTAPBHT

—

J11

TCLK Low to TDO Data Valid

tTDODV

026

J12

TCLK Low to TDO High Z

tTDODZ

J13

TRST Assert Time

tTRSTAT

100

—

J14

TRST Setup Time (Negation) to TCLK High

tTRSTST

—

QSPI_CS[3:0]

QSPI_CLK

QSPI_DOUT

QS5

QS1

QSPI_DIN

QS3

QS4

QS2

MCF5373CAB180 Datasheet(PDF) 34 Page - NXP Semiconductors

MCF5373CAB180 Datasheet(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL