Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC18F1230-E/ML Datasheet(PDF) 96 Page - Microchip Technology

Part # PIC18F1230-E/ML
Description  18/20/28-Pin, Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D
PDF  312 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F1230-E/ML Datasheet(HTML) 96 Page - Microchip Technology

Back Button PIC18F1230-E/ML Datasheet HTML 92Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 93Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 94Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 95Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 96Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 97Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 98Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 99Page - Microchip Technology PIC18F1230-E/ML Datasheet HTML 100Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 312 page
background image
PIC18F1230/1330
DS39758B-page 94
Advance Information
© 2006 Microchip Technology Inc.
10.3
PIE Registers
The PIE registers contain the individual enable bits for
the peripheral interrupts. Due to the number of
peripheral interrupt sources, there are three Peripheral
Interrupt Enable registers (PIE1, PIE2 and PIE3). When
IPEN = 0, the PEIE bit must be set to enable any of
these peripheral interrupts.
REGISTER 10-7:
PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1
U-0
R/W-0
R-0
R-0
R/W-0
R/W-0
R/W-0
R/W-0
—
ADIE
RCIE
TXIE
CMP2IE
CMP1IE
CMP0IE
TMR1IE
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
Unimplemented: Read as ‘0’
bit 6
ADIE: A/D Converter Interrupt Enable bit
1
= Enables the A/D interrupt
0
= Disables the A/D interrupt
bit 5
RCIE: EUSART Receive Interrupt Enable bit
1
= Enables the EUSART receive interrupt
0
= Disables the EUSART receive interrupt
bit 4
TXIE: EUSART Transmit Interrupt Enable bit
1
= Enables the EUSART transmit interrupt
0
= Disables the EUSART transmit interrupt
bit 3
CMP2IE: Analog Comparator 2 Interrupt Enable bit
1
= Enables the CMP2 interrupt
0
= Disables the CMP2 interrupt
bit 2
CMP1IE: Analog Comparator 1 Interrupt Enable bit
1
= The output of CMP1 has changed since last read
0
= The output of CMP1 has not changed since last read
bit 1
CMP0IE: Analog Comparator 0 Interrupt Enable bit
1
= The output of CMP0 has changed since last read
0
= The output of CMP0 has not changed since last read
bit 0
TMR1IE: TMR1 Overflow Interrupt Enable bit
1
= Enables the TMR1 overflow interrupt
0
= Disables the TMR1 overflow interrupt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com