Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MIMXRT8024DAF4A Datasheet(PDF) 53 Page - NXP Semiconductors

Part # MIMXRT8024DAF4A
Description  i.MX RT1060X Crossover Processors for Extended Products
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MIMXRT8024DAF4A Datasheet(HTML) 53 Page - NXP Semiconductors

Back Button MIMXRT8024DAF4A Datasheet HTML 49Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 50Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 51Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 52Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 53Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 54Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 55Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 56Page - NXP Semiconductors MIMXRT8024DAF4A Datasheet HTML 57Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 103 page
background image
Table 48. CSI ungated clock mode timing parameters
ID
Parameter
Symbol
Min.
Max.
Units
P1
CSI_VSYNC to pixel clock time
tVSYNC
33.5
—
ns
P2
CSI DATA setup time
tDsu
1
—
ns
P3
CSI DATA hold time
tDh
1
—
ns
P4
CSI pixel clock high time
tCLKh
3.75
—
ns
P5
CSI pixel clock low time
tCLKl
3.75
—
ns
P6
CSI pixel clock frequency
fCLK
—
80
MHz
The CSI enables the chip to connect directly to external CMOS image sensors, which are classified as dumb or smart as follows:
• Dumb sensors only support traditional sensor timing (vertical sync (VSYNC) and horizontal sync (HSYNC)) and output-only
Bayer and statistics data.
• Smart sensors support CCIR656 video decoder formats and perform additional processing of the image (for example, image
compression, image pre-filtering, and various data output formats).
4.6.2 LCD Controller (LCDIF) timing parameters
Figure 30 shows the LCDIF timing and Table 49 lists the timing parameters.
L1
L2
L3
L4
LCDn_CLK
(falling edge capture)
LCDn_CLK
(rising edge capture)
LCDn_DATA[23:00]
LCDn Control Signals
L5
L6
L7
Figure 30. LCD timing
Table 49. LCD timing parameters
ID
Parameter
Symbol
Min
Max
Unit
L1
LCD pixel clock frequency
tCLK(LCD)
—
75
MHz
L2
LCD pixel clock high (falling edge capture)
tCLKH(LCD)
3
—
ns
L3
LCD pixel clock low (rising edge capture)
tCLKL(LCD)
3
—
ns
L4
LCD pixel clock high to data valid (falling edge capture)
td(CLKH-DV)
-1
1
ns
Table continues on the next page...
NXP Semiconductors
Electrical Characteristics
i.MX RT1060X Crossover Processors for Extended Products , Rev. 1, 06/2022
Data Sheet: Technical Data
53 / 103



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com