Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3422 Datasheet(PDF) 149 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus series Fast Turbo 8032 MCU with USB and programmable logic
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 149 Page - STMicroelectronics

Back Button UPSD3422_V01 Datasheet HTML 145Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 146Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 147Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 148Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 149Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 150Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 151Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 152Page - STMicroelectronics UPSD3422_V01 Datasheet HTML 153Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 300 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD3422, UPSD3433, UPSD3434, UPSD3454
SPI (synchronous peripheral interface)
149/300
Table 94.
SPICLKD register bit definition
Bit
Symbol
R/W
Definition
7DIV128
RW
0 = No division
1 = Divide fOSC clock by 128
6DIV64
RW
0 = No division
1 = Divide fOSC clock by 64
5DIV32
RW
0 = No division
1 = Divide fOSC clock by 32
4DIV16
RW
0 = No division
1 = Divide fOSC clock by 16
3DIV8
RW
0 = No division
1 = Divide fOSC clock by 8
2DIV4
RW
0 = No division
1 = Divide fOSC clock by 4
1-0
Not Used
–
Table 95.
SPISTAT: SPI interface status register (SFR D3h, reset value 02h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
–
–
–
BUSY
TEISF
RORISF
TISF
RISF
Table 96.
SPISTAT register bit definition
Bit
Symbol
R/W
Definition
7-5
–
–
Reserved
4BUSY
R
SPI Busy
0 = Transmit or Receive is completed
1 = Transmit or Receive is in process
3
TEISF
R
Transmission End Interrupt Source flag
0 = Automatically resets to '0' when firmware reads this
register
1 = Automatically sets to '1' when transmission end occurs
2
RORISF
R
Receive Overrun Interrupt Source flag
0 = Automatically resets to '0' when firmware reads this
register
1 = Automatically sets to '1' when receive overrun occurs
1TISF
R
Transfer Interrupt Source flag
0 = Automatically resets to '0' when SPITDR is full (just after
the SPITDR is written)
1 = Automatically sets to '1' when SPITDR is empty (just after
byte loads from SPITDR into SPI shift register)
0RISF
R
Receive Interrupt Source flag
0 = Automatically resets to '0' when SPIRDR is empty (after
the SPIRDR is read)
1 = Automatically sets to '1' when SPIRDR is full
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com