Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HC805P18GRS/D Datasheet(PDF) 76 Page - NXP Semiconductors

Part # HC805P18GRS/D
Description  The Motorola MC68HC805P18 microcontroller is a member of the M68HC05
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC805P18GRS/D Datasheet(HTML) 76 Page - NXP Semiconductors

Back Button HC805P18GRS/D Datasheet HTML 72Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 73Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 74Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 75Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 76Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 77Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 78Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 79Page - NXP Semiconductors HC805P18GRS/D Datasheet HTML 80Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 111 page
background image
GENERAL RELEASE SPECIFICATION
SERIAL INPUT/OUTPUT PORT
MC68HC805P18
11-2
8
2
3
4
5
6
7
8
9
10
11
12
13
14
A
16
17
18
19
20
11.2 SIOP Signal Format
The SIOP subsystem is software configurable for master or slave operation. No
external mode selection inputs are available (such as the slave select pin).
11.2.1 Serial Clock (SCK)
The state of the SCK output normally remains a logic one during idle periods
between data transfers. The first falling edge of SCK signals the beginning of a
data transfer. At this time the first bit of received data is accepted at the SDI pin
and the first bit of transmitted data is presented at the SDO pin (see Figure 11-2).
Data is captured at the SDI pin on the rising edge of SCK, and the first bit of
transmitted data is presented at the SDO pin. The transfer is terminated upon the
eighth rising edge of SCK.
Figure 11-2. SIOP Timing Diagram
The master and slave modes of operation differ only by the sourcing of SCK. In
master mode, SCK is driven from an internal source within the MCU. In slave
mode, SCK is driven from a source external to the MCU. The SCK frequency is
programmable via the mask option register 1 (MOR1). Available rates are OSC
divided by 2, 4, 8, or 16.
NOTE
OSC divided by 2 is four times faster than the standard rate available
on the 68HC05P6.
Refer to 8.4 Mask Option Registers (MOR) for a description of available mask
option registers.
SCK
SDO
SDI
100 ns
100 ns
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com