Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FIDO5210BBCZ-R7 Datasheet(PDF) 4 Page - Analog Devices

Part # FIDO5210BBCZ-R7
Description  Real-Time Ethernet Multiprotocol (REM) Switch
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

FIDO5210BBCZ-R7 Datasheet(HTML) 4 Page - Analog Devices

  FIDO5210BBCZ-R7 Datasheet HTML 1Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 2Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 3Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 4Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 5Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 6Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 7Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 8Page - Analog Devices FIDO5210BBCZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
Data Sheet
fido5100/fido5200
SPECIFICATIONS
analog.com
Rev. G | 4 of 21
REM SWITCH CHARACTERISTICS
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OPERATING CONDITIONS
Core Voltage
1.08
1.2
1.32
V
Core Current
48
mA
At TA = 85°C
Input/Output (I/O) Buffers
2.97
3.3
3.63
V
3.3 V power supply
I/O Current
0.035
mA
At TA = 85°C
PLL Analog Voltage Regulator Power Supply
1.08
1.2
1.32
V
DC Input Voltage
−0.5
+3.8
V
Output Voltage
−0.5
+3.8
V
Operating Junction Temperature (Industrial)
−40
+125
°C
DC CHARACTERISTICS (I/O STANDARD)
3.3 V LVCMOS
VCC+3V3
2.97
3.3
3.63
V
Voltage level applied to the VCC+3V3 signal
Input Voltage
Low (VIL)
−0.3
+0.8
V
High (VIH)
2.0
3.6
V
Output Voltage
Low (VOL)
0.4
V
High (VOH)
2.4
V
Output Current
Low (IOL)
8.2
13.0
16.1
mA
High (IOH)
9.2
19.2
30.7
mA
LEAKAGE CURRENT
Input Pin
−10
+10
μA
Input voltage (VIN) = 0 V to 3.3 V maximum
Tristated I/O Pin
−10
+10
μA
Output voltage (VOUT) = 0 V to 3.3 V maximum
HOST INTERFACE TRANSFER RATE
32
Bits
Per 28 ns
TIMING SPECIFICATIONS—NONMULTIPLEXED ADDRESS DATA BUS
Table 2. Nonmultiplexed Address Data Bus—Read and Write Cycle Timing1, 2, 3
Parameter
Min
Typ
Max
Unit
Description
tAS
2
ps
Address setup time
tAH
370
ps
Address hold time
tCDV
20
ns
CS to data valid time
tODV
20
ns
Output enable to data valid time
tOEL
20
ns
Output enable low time
tCSH
8
ns
CS high time
tCSL
20
ns
CS low time
tEOE
0
ns
CS to output enable time
tCOE
0
ns
Output enable high to CS high
tDO
150
ps
Output enable to data drive time
tDHZ
110
ps
Output disable to high-Z time
tCHZ
110
ps
CS high to high-Z time
tWES
0
ns
CS to write enable
tWEWC
16
ns
Write enable to write complete
tWECS
0
ns
Write enable high to CS high
tDS
30
ps
Data setup to WE high



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com