| Electronic Components Datasheet Search |
|
STM32WB09XE Datasheet(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB09XE Datasheet(HTML) 55 Page - STMicroelectronics |
|
55 / 73 page ![]() Symbol Parameter Conditions Min. Typ. Max. Units tw(SCKH) SCK high and low time Master mode 1 / fPCLK - 1.5 1 / fPCLK 1 / fPCLK+1 ns tw(SCKL) 1 / fPCLK- 1.5 1 / fPCLK 1 / fPCLK+1 tsu(MI) Data input set-up time Master mode 2 - - tsu(SI) Data input set-up time Slave mode 1 - - th(MI) Data input hold time Master mode 2 - - th(SI) Data input hold time Slave mode 0 - - ta(SO) Data output access time Slave mode 6 - 30 tdis(SO) Data output disable time Slave mode 6 - 32 tv(MO) Data output valid time Master mode - 5 9 tv(SO) Slave mode - 12 35 th(MO) Data output hold time Master mode 1 - - th(SO) Slave mode 6 - 1. The maximum frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), which has to fit SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while duty(SCK) = 50 %. Figure 14. SPI timing diagram - slave mode and CPHA = 0 STM32WB09xE Electrical characteristics DS14210 - Rev 6 page 55/73 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |