R5F526TFCDFM datasheet(3/142 Pages) RENESAS

3 / 142 page

R01DS0407EJ0120 Rev.1.20

Page 3 of 142

Oct 31, 2024

RX26T Group

1. Overview

Clock

Clock generation circuit

 Main clock oscillator, low-speed/high-speed on-chip oscillator, PLL frequency

synthesizer, and IWDT-dedicated on-chip oscillator

 The peripheral module clocks can be set to frequencies above that of the system clock.

 Main-clock oscillation stoppage detection

 Separate frequency-division and multiplication settings for the system clock (ICLK),

peripheral module clocks (PCLKA, PCLKB, PCLKC, PCLKD), and flash-IF clock (FCLK)

The CPU and other bus masters run in synchronization with the system clock (ICLK): Up

to 120 MHz

Peripheral modules of MTU (Internal peripheral bus), GPTW (Internal peripheral bus),

HRPWM (Internal peripheral bus), RSPI, RSPIA, RSCI, RI3C, and the ECC function

control registers in the CAN FD module run in synchronization with PCLKA, which

operates at up to 120 MHz.

Other peripheral modules run in synchronization with PCLKB: Up to 60 MHz

MTU (counter reference clocks), GPTW (counter reference clocks), and HRPWM

(reference clocks) are synchronized with PCLKC: Up to 120 MHz

ADCLK in the S12AD runs in synchronization with PCLKD: Up to 60 MHz

Flash IF run in synchronization with the flash-IF clock (FCLK): Up to 60 MHz

 Multiplication is possible with using the high-speed on-chip oscillator (HOCO) as a

reference clock of the PLL circuit

Reset

Eight types of reset

 RES# pin reset: Generated when the RES# pin is driven low.

 Power-on reset: Generated when the RES# pin is driven high and VCC rises.

 Voltage-monitoring 0 reset: Generated when VCC falls.

 Voltage-monitoring 1 reset: Generated when VCC falls.

 Voltage-monitoring 2 reset: Generated when VCC falls.

 Independent watchdog timer reset: Generated when the independent watchdog timer

underflows, or a refresh error occurs.

 Watchdog timer reset: Generated when the watchdog timer underflows, or a refresh error

occurs.

 Software reset: Generated by register setting.

Power-on reset

If the RES# pin is at the high level when power is supplied, an internal reset is generated.

After VCC has exceeded the voltage detection level and the specified period has elapsed,

the reset is cancelled.

Voltage detection circuit (LVDA)

Monitors the voltage being input to the VCC pin and generates an internal reset or internal

interrupt.

 Voltage detection circuit 0

Capable of generating an internal reset

The option-setting memory can be used to select enabling or disabling of the reset.

Voltage detection level: Selectable from two different levels

 Voltage detection circuits 1 and 2

Voltage detection level: Selectable from five different levels

Digital filtering (1/2, 1/4, 1/8, and 1/16 LOCO frequency)

Capable of generating an internal reset

 Two types of timing are selectable for release from reset

An internal interrupt can be requested.

 Detection of voltage rising above and falling below thresholds is selectable.

 Maskable or non-maskable interrupt is selectable

Voltage detection monitoring

Event linking

Low power

consumption

Low power consumption

facilities

 Module stop function

 Three low power consumption modes

Sleep mode, all-module clock stop mode, and software standby mode

Interrupt

Interrupt controller

(ICUG)

 Interrupt vectors: 256

 External interrupts: 16 (pins IRQ0 to IRQ15)

 Software interrupts: 2 sources

 Non-maskable interrupts: 7 sources

 Sixteen levels specifiable for the order of priority

 Method of interrupt source selection:

The interrupt vectors consist of 256 vectors, with 128 having fixed sources. The other

133 sources can be assigned to the remaining 128 vectors as required.

Table 1.1

Outline of Specifications (2/9)

Classification

Module/Function

Description

R5F526TFCDFM Datasheet(PDF) 3 Page - Renesas Technology Corp

R5F526TFCDFM Datasheet(HTML) 3 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL