R5F5671CDDLE datasheet(134/179 Pages) RENESAS

134 / 179 page

R01DS0373EJ0120 Rev.1.20

Page 134 of 179

Sep 30, 2024

RX671 Group

2. Electrical Characteristics

2.4.7.11

SSIE

Figure 2.63

Clock Input Timing

Figure 2.64

SSIE Clock Input/Output Timing

Table 2.42

Expansion Serial Sound Interface Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,

Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the drive capacity control register.

Item

Symbol

Min.

Max.

Unit

Test

Conditions

AUDIO_CLK

Cycle

tEXcyc

—

Figure 2.63

High/low level

tEXL/tEXH

0.4

0.6

tEXcyc

SSIBCK0

Cycle

Master

—

Figure 2.64

Slave

—

Output clock high level

Master

tHC

0.35

—

Output clock low level

tLC

0.35

—

Input clock high level

Slave

tHC

0.35

—

Input clock low level

tLC

0.35

—

Output clock rise time

Master

tRC

—0.15

Output clock fall time

tFC

—0.15

Input clock rise time

Slave

tRC

—0.15

Input clock fall time

tFC

—0.15

SSILRCK0,SSITXD0,

SSIRXD0

Input setup time

Master

tSR

—

Figure 2.65,

Figure 2.66

Slave

—

Input hold time

Master

tHR

8—

Slave

—

Output delay time

Master

tDTR

–10

Slave

Output delay time from when an

SSILRCK0 signal is changed

Slave

tDTRW

—

Figure 2.67

AUDIO_CLK

(input)

tEXH

tEXf

tEXL

1/2 VCC

tEXcyc

tEXr

SSIBCK0

tHC

tLC

tRC

tI, tO

tFC

R5F5671CDDLE Datasheet(PDF) 134 Page - Renesas Technology Corp

R5F5671CDDLE Datasheet(HTML) 134 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL