| Electronic Components Datasheet Search |
|
EMC326SP16AJS-90LL Datasheet(PDF) 22 Page - Emerging Memory & Logic Solutions Inc |
|
|
|||||||||||||||||||||||||||||
EMC326SP16AJS-90LL Datasheet(HTML) 22 Page - Emerging Memory & Logic Solutions Inc |
|
22 / 64 page ![]() EMC326SP16AJ 2Mx16 CellularRAM 22 Preliminary Bus Configuration Register The BCR defines how the CellularRAM device interacts with the system memory bus. Page mode operation is enabled by a bit contained in the RCR. Figure 16 describes the control bit BCR. At power-up, the BCR is set to 9D1Fh. The BCR is accessed with CRE HIGH and A[19:18] = 10b, or through the register access software sequence with DQ = 0001h on the third cycle. Figure 16: Bus Configuration Register Definition Note: 1. Burst wrap and length apply to both READ and WRITE operations. A[20] A[19:18] A[17:16] A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 20 19-18 17-16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved Register Select Reserved Operating Mode Initial Latency Latency Counter WAIT Polarity Reserved WAIT Configuration(WC) Reserved Reserved Drive Strength Burst Wrap(BW)* Burst Length(BL)* BCR[14] Initial Access Latency BCR[3] Burst Wrap (Note 1) 0 Variable (default) 0 Burst wraps within the burst length 1 Fixed 1 Burst no wrap (default) BCR[5] BCR[4] Drive Strength BCR[13] BCR[12] BCR[11] Latency Counter 00 Full 0 0 0 Code 8 0 1 1/2 (default) 0 0 1 Code 1 - Reserved 1 0 1/4 0 1 0 Code 2 1 1 Reserved 0 1 1 Code 3 (default) 1 0 0 Code 4 1 0 1 Code 5 BCR[8] WAIT Configuration 1 1 0 Code 6 0 Asserted during delay 1 1 1 Code 7 - Reserved 1 Asserted one data before delay(default) BCR[10] WAIT Polarity 0 Active LOW 1 Active HIGH (default) BCR[15] Operating Mode 0 Synchronous burst access mode BCR[2] BCR[1] BCR[0] Burst Length (Note 1) 1 Asynchronous access mode (default) 00 1 4 words 01 0 8 words BCR[19] BCR[18] Register Select 01 1 16 words 0 0 Select RCR 1 0 0 32 words 1 0 Select BCR 1 1 1 Continuous burst (default) 0 1 Select DIDR Others Reserved All must be set to “0” Must be set to “0” Must be set to “0” Must be set to “0” Must be set to “0” |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |