Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DS72011RB120FPV Datasheet(PDF) 362 Page - Renesas Technology Corp

Part # DS72011RB120FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
PDF  1196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 362 Page - Renesas Technology Corp

Back Button DS72011RB120FPV Datasheet HTML 358Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 359Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 360Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 361Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 362Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 363Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 364Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 365Page - Renesas Technology Corp DS72011RB120FPV Datasheet HTML 366Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 362 / 1196 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 334 of 1164
REJ09B0321-0200
11.3.10
DMA Activation Control Register (DMSCNT)
DMSCNT controls the operation of the DMAC.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Bit:
Initial value:
R/W:
15
14
13
12
11
10
9876543210
Bit:
Initial value:
R/W:
0000000000000000
RRRRRRRRRRRRRRR
R/W
0000000000000000
RRRRRRRRRRRRRRRR
—
DMST
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
——
Bit
Bit Name
Initial
Value
R/W
Description
31 to 17
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
16
DMST
0
R/W
DMAC Module Activation
This bit is used to stop or activate the DMAC module.
When this bit is cleared to "0", the DMAC module
stops.
When this bit is set to "1", the DMAC module is
operational.
For details, see section 11.4.3, DMA Activation, and
section 11.6, Suspending, Restarting, and Stopping of
DMA Transfer.
0: DMAC halted
1: DMAC operating
15 to 0
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com