R5F72115D160FPV datasheet(718/1228 Pages) RENESAS

718 / 1228 page

Section 15 Serial Communication Interface with FIFO (SCIF)

Rev. 2.00 May. 08, 2008 Page 694 of 1200

REJ09B0344-0200

15.3.10

FIFO Data Count Register (SCFDR)

SCFDR is a 16-bit register which indicates the quantity of data stored in the transmit FIFO data

It indicates the quantity of transmit data in SCFTDR with the upper 8 bits, and the quantity of

receive data in SCFRDR with the lower 8 bits. SCFDR can always be read by the CPU. SCFDR is

initialized to H'0000 by a power on reset.

0000000000000000

RRRRRRRRRRRRRRRR

Bit:

Initial value:

R/W:

T[4:0]

R[4:0]

Bit

Bit Name

Initial

Value

R/W

Description

15 to 13

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

12 to 8

T[4:0]

00000

T4 to T0 bits indicate the quantity of non-transmitted

data stored in SCFTDR. H'00 means no transmit data,

and H'10 means that SCFTDR is full of transmit data.

7 to 5

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

4 to 0

R[4:0]

00000

R4 to R0 bits indicate the quantity of receive data

stored in SCFRDR. H'00 means no receive data, and

H'10 means that SCFRDR full of receive data.

R5F72115D160FPV Datasheet(PDF) 718 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 718 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL