R5F72115D160FPV datasheet(719/1228 Pages) RENESAS

719 / 1228 page

Section 15 Serial Communication Interface with FIFO (SCIF)

Rev. 2.00 May. 08, 2008 Page 695 of 1200

REJ09B0344-0200

15.3.11

Serial Port Register (SCSPTR)

SCSPTR controls input/output and data of pins multiplexed to SCIF function. Bits 3 and 2 can

control input/output data of SCK pin. Bits 1 and 0 can input data from RXD pin and output data to

TXD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'0050 by a power-on

reset.

0000000000000000

R/W

Bit:

Initial value:

R/W:

SCKIO SCKDT SPB2IO SPB2DT

Bit

Bit Name

Initial

Value

R/W

Description

15 to 4

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

SCKIO

R/W

SCK Port Input/Output

Indicates input or output of the serial port SCK pin.

When the SCK pin is actually used as a port outputting

the SCKDT bit value, the CKE[1:0] bits in SCSCR

should be cleared to 0.

0: SCKDT bit value not output to SCK pin

1: SCKDT bit value output to SCK pin

SCKDT

R/W

SCK Port Data

Indicates the input/output data of the serial port SCK

pin. Input/output is specified by the SCKIO bit. For

output, the SCKDT bit value is output to the SCK pin.

The SCK pin status is read from the SCKDT bit

regardless of the SCKIO bit setting. However, SCK

input/output must be set in the PFC.

0: Input/output data is low level

1: Input/output data is high level

R5F72115D160FPV Datasheet(PDF) 719 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 719 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL