H8SLASH3003 datasheet(458/715 Pages) RENESAS

458 / 715 page

Bit 3—Parity Error (PER): Indicates that data reception ended abnormally due to a parity error

in asynchronous mode.

Bit 3

PER

Description

Receiving is in progress or has ended normally*1

(Initial value)

[Clearing conditions]

The chip is reset or enters standby mode.

Software reads PER while it is set to 1, then writes 0.

A receive parity error occurred*2

[Setting condition]

The number of 1s in receive data, including the parity bit, does not match the even or odd

parity setting of O/

E in SMR.

Notes: 1. Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains its previous

value.

2. When a parity error occurs the SCI transfers the receive data into RDR but does not set

the RDRF flag. Serial receiving cannot continue while the PER flag is set to 1. In

synchronous mode, serial transmitting is also disabled.

Bit 2—Transmit End (TEND): Indicates that when the last bit of a serial character was

transmitted TDR did not contain new transmit data, so transmission has ended. The TEND flag is

a read-only bit and cannot be written.

Bit 2

TEND

Description

Transmission is in progress

[Clearing conditions]

Software reads TDRE while it is set to 1, then writes 0 in the TDRE flag.

The DMAC writes data in TDR.

End of transmission

(Initial value)

[Setting conditions]

The chip is reset or enters standby mode.

The TE bit is cleared to 0 in SCR.

TDRE is 1 when the last bit of a serial character is transmitted.

440

H8/3003 Datasheet(PDF) 458 Page - Renesas Technology Corp