Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/3003 Datasheet(PDF) 474 Page - Renesas Technology Corp

Part # H8/3003
Description  microcontroller (MCU)
PDF  715 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/3003 Datasheet(HTML) 474 Page - Renesas Technology Corp

Back Button H8/3003 Datasheet HTML 470Page - Renesas Technology Corp H8/3003 Datasheet HTML 471Page - Renesas Technology Corp H8/3003 Datasheet HTML 472Page - Renesas Technology Corp H8/3003 Datasheet HTML 473Page - Renesas Technology Corp H8/3003 Datasheet HTML 474Page - Renesas Technology Corp H8/3003 Datasheet HTML 475Page - Renesas Technology Corp H8/3003 Datasheet HTML 476Page - Renesas Technology Corp H8/3003 Datasheet HTML 477Page - Renesas Technology Corp H8/3003 Datasheet HTML 478Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 474 / 715 page
background image
Transmitting Serial Data (Asynchronous Mode): Figure 13-5 shows a sample flowchart for
transmitting serial data and indicates the procedure to follow.
Figure 13-5 Sample Flowchart for Transmitting Serial Data
Start transmitting
Read TDRE flag in SSR
TDRE = 1?
Write transmit data
in TDR and clear TDRE
flag to 0 in SSR
All data
transmitted?
End
1
2
3
No
Yes
No
Yes
SCI initialization: the transmit data output function
of the TxD pin is selected automatically.
SCI status check and transmit data write: read SSR,
check that the TDRE flag is 1, then write transmit data
in TDR and clear the TDRE flag to 0.
Read TEND flag in SSR
TEND = 1?
No
Yes
Output break
signal?
No
Yes
Clear TE bit to 0 in SCR
4
1.
2.
3.
4.
Clear DR bit to 0,
set DDR bit to 1
Initialize
To continue transmitting serial data: after checking
that the TDRE flag is 1, indicating that data can be
written, write data in TDR, then clear the TDRE
flag to 0. When the DMAC is activated by a transmit-
-data-empty interrupt request (TXI) to write data in TDR,
the TDRE flag is checked and cleared automatically.
To output a break signal at the end of serial transmission:
set the DDR bit to 1 and clear the DR bit to 0
(DDR and DR are I/O port registers), then clear the
TE bit to 0 in SCR.
456



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com