H8SLASH3003 datasheet(115/715 Pages) RENESAS

115 / 715 page

5.4.3 Interrupt Response Time

Table 5-5 indicates the interrupt response time from the occurrence of an interrupt request until

the first instruction of the interrupt service routine is executed.

Table 5-5 Interrupt Response Time

External Memory

8-Bit Bus

16-Bit Bus

No. Item

2 States

3 States

2 States

3 States

Interrupt priority decision

2*1

Maximum number of states

1 to 23

1 to 27

1 to 31*4

1 to 23

1 to 25*4

until end of current instruction

Saving PC and CCR to stack

12*4

46*4

Vector fetch

12*4

46*4

Instruction prefetch*2

4812*4

46*4

Internal processing*3

44444

Total

19 to 41

31 to 57

43 to 73

19 to 41

25 to 49

Notes: 1. 1 state for internal interrupts.

2. Prefetch after the interrupt is accepted and prefetch of the first instruction in the interrupt

service routine.

3. Internal processing after the interrupt is accepted and internal processing after prefetch.

4. The number of states increases if wait states are inserted in external memory access.

On-Chip

Memory

H8/3003 Datasheet(PDF) 115 Page - Renesas Technology Corp

H8/3003 Datasheet(HTML) 115 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL