AS4DDR232M64PBGR-3SLASHXT datasheet(5/28 Pages) AUSTIN

5 / 28 page

iiiiiPEM

PEM

2.1 G

2.1 Gbbbbb SDRAM-DDR2

SDRAM-DDR2

AS4DDR232M64PBG

Rev. 1.3 6/09

Austin Semiconductor, Inc. ● Austin, Texas ● 512.339.1188 ● www.austinsemiconductor.com

Austin Semiconductor, Inc.

following two sets of conditions (A or B) must be met to

obtain a stable supply state (stable supply defi ned as

CC,

CCQ,

REF,

and V

are between their

minimum and maximum values as stated in Table20);

A. (single power source) The V

CC voltage ramp from

300mV to V

CC (MIN) must take no longer than

200ms; during the V

CC voltage ramp, |VCC - VCCQ|

± 0.3V. Once supply voltage ramping is complete

(when V

CCQ

crosses V

(MIN)), Table 20

specifications apply.

•V

CC, VCCQ are driven from a single power converter

output

•V

TT is limited to 0.95V MAX

•V

REF

tracks V

CCQ/2;

REF

must be within

± 0.3V with respect to V

CCQ/2 during supply ramp

time

•V

CCQ > VREF at all times

B. (multiple power sources) V

CC > VCCQ must be

maintained during supply voltage ramping, for both

AC and DC levels, until supply voltage ramping

completes (V

CCQ crosses VCC [MIN]).

Once supply

voltage ramping is complete, Table 20 specifications

apply.

• Apply V

before or at the same time as

CCQ; VCC voltage ramp time must be < 200ms

from when V

CC ramps from 300mV to VCC (MIN)

• Apply V

CCQ before or at the same time as VTT; the

CCQ voltage ramp time from when VCC (MIN) is

achieved to when V

CCQ (MIN) is achieved must be

<500ms; while V

CC is ramping, current can be

supplied from V

CC through the device to VCCQ

• VREF must track VCCQ/2, VREF must be within

± 0.3V with respect to V

CCQ/2 during supply ramp

time; V

CCQ > V REF must be met at all times

• Apply V

TT; The VTT voltage ramp time from when

CCQ (MIN) is achieved to when VTT (MIN) is achieved

must be no greater than 500ms

For a minimum of 200

µs after stable power nd clock

(CK, CK#), apply NOP or DESELECT commands and

take CKE HIGH.

Wait a minimum of 400ns, then issue a PRECHARGE

ALL command.

Issue an LOAD MODE command to the EMR(2). (To

issue an EMR(2) command, provide LOW to BA0,

provide HIGH to BA1.)

Issue a LOAD MODE command to the EMR(3). (To

issue an EMR(3) command, provide HIGH to BA0 and

BA1.)

Issue an LOAD MODE command to the EMR to enable

DLL. To issue a DLL ENABLE command, provide LOW

to BA1 and A0, provide HIGH to BA0. Bits E7, E8, and

E9 can be set to “0” or “1”; Micron recommends setting

them to “0”.

Issue a LOAD MODE command for DLL RESET. 200

cycles of clock input is required to lock the DLL. (To

issue a DLL RESET, provide HIGH to A8 and provide

LOW to BA1, and BA0.) CKE must be HIGH the entire

time.

Issue PRECHARGE ALL command.

Issue two or more REFRESH commands, followed

by a dummy WRITE.

AS4DDR232M64PBGR-3/XT Datasheet(PDF) 5 Page - Austin Semiconductor

AS4DDR232M64PBGR-3/XT Datasheet(HTML) 5 Page - Austin Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL