P89LPC9151FDH datasheet(15/91 Pages) NXP

15 / 91 page

P89LPC9151_61_71_2

Product data sheet

Rev. 02 — 9 February 2010

15 of 91

NXP Semiconductors

P89LPC9151/9161/9171

8-bit microcontroller with 8-bit ADC

[1]

Input/output for P1.0 to P1.4. Input for P1.5.

P1.0 to P1.5

I/O, I

[1]

Port 1: Port 1 is an 6-bit I/O port with a user-configurable output type, except for

three pins as noted below. During reset Port 1 latches are configured in the input

only mode with the internal pull-up disabled. The operation of the configurable

Port 1 pins as inputs and outputs depends upon the port configuration selected.

Each of the configurable port pins are programmed independently. Refer to

Section 7.15.1 “Port configurations” and Table 16 “Static characteristics” for

details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only.

All pins have Schmitt trigger inputs.

Port 1 also provides various special functions as described below:

P1.0/TXD

I/O

P1.0 — Port 1 bit 0.

TXD — Transmitter output for serial port.

P1.1/RXD

I/O

P1.1 — Port 1 bit 1.

RXD — Receiver input for serial port.

P1.2/T0/SCL

I/O

P1.2 — Port 1 bit 2 (open-drain when used as output).

I/O

T0 — Timer/counter 0 external count input or overflow output (open-drain when

used as output).

I/O

SCL — I2C-bus serial clock input/output.

P1.3/INT0/SDA

I/O

P1.3 — Port 1 bit 3 (open-drain when used as output).

INT0 — External interrupt 0 input.

I/O

SDA — I2C-bus serial data input/output.

P1.4/INT1

I/O

P1.4 — Port 1 bit 4. High current source.

INT1 — External interrupt 1 input.

P1.5/RST

P1.5 — Port 1 bit 5 (input only).

RST — External Reset input during power-on or if selected via UCFG1. When

functioning as a reset input, a LOW on this pin resets the microcontroller, causing

I/O ports and peripherals to take on their default states, and the processor begins

execution at address 0. Also used during a power-on sequence to force ISP

mode.

P2.2

I/O

Port 2: P2.2 is a single-bit I/O port with a user-configurable output type. During

reset P2.2 latch is configured in the input only mode with the internal pull-up

disabled. The operation of the output depends upon the port configuration

selected. Refer to Section 7.15 “I/O ports” for details.

This pin has Schmitt trigger inputs.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 5.

P89LPC9171 Pin description

Symbol

Type

Description

TSSOP16

P89LPC9151FDH Datasheet(PDF) 15 Page - NXP Semiconductors

P89LPC9151FDH Datasheet(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL