TLK6002 datasheet(67/96 Pages) TI

67 / 96 page

0 .15

0 .4

0 .60 .85

X 1

X 2

1 - X 21 - X 1

+ 600 mV

+ 400 mV

- 400 mV

- 600 mV

0 V

+ A 2

+ A 1

- A 1

- A 2

0 .2750 .4

0.60 .725

XX 21-X 21-X 1

+ 800 mV

+ 100 mV

- 100 mV

- 800 mV

0 V

+ A 2

+ A 1

- A1

- A2

TLK6002

www.ti.com

SLLSE34 – MAY 2010

Figure 4-6. OBSAI 6.144 Gbps and CPRI (LV-II) (All Rates) TX Output Mask

Note: Due to process variation, the output mask cannot always be achieved with a common setting for all

devices. However, for a given device, a particular swing setting will pass output mask requirements.

4.9

Serial Receiver Characteristics

PARAMETER

CONDITION

MIN

NOM

MAX

UNIT

Full Rate AC Coupled

600

VID

RX input differential voltage|RXP – RXN|

Half/Quarter/Eighth Rate AC Coupled

800

RX input differential peak-to-peak voltage

Full Rate AC Coupled

100

1200

VID(pp)

swing

mVdfpp

Half/Quarter/Eighth Rate AC Coupled

100

1600

2×|RXP – RXN|

RX input capacitance

Zero crossing Half/Quarter/Eighth Rate

0.66

UIp-p

Jitter Tolerance, Total Jitter at Serial Input

JTOL

(DJ + RJ)(BER 10-15)

Zero crossing Full Rate

0.65

Zero crossing Half/Quarter/Eighth Rate

0.50

JDR

Serial Input Deterministic Jitter(BER 10-15)

Zero crossing Full Rate

0.35

See latency specifications in Appendix D

–

Bit

T(LATENCY)

Receive Latency

Times

Figure 4-7. CPRI LV Receiver Mask for E.6/12/24/30.LV (0.6144/1.2288/2.4576/3.072 Gbps)

ELECTRICAL SPECIFICATIONS

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 Datasheet(PDF) 67 Page - Texas Instruments

TLK6002 Datasheet(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL