7549 datasheet(26/86 Pages) RENESAS

26 / 86 page

Rev.2.02

Mar 31, 2009

Page 24 of 81

REJ03B0202-0202

7549 Group

Fig 21. Interrupt sequence

Fig 22. Timing of interrupt request generation, interrupt request bit, and interrupt acceptance

<Notes>

The interrupt request bit may be set to “1” in the following cases.

•INT0 interrupt edge selection bit

(bit 0 of Interrupt edge selection register (address 003A16))

•INT1 interrupt edge selection bit

(bit 1 of Interrupt edge selection register)

If it is not necessary to generate an interrupt synchronized with

these settings, take the following sequence.

(1)Set the corresponding enable bit to “0” (disabled).

(2)Set the interrupt edge selection bit (the active edge switch

bit) or the interrupt source bit.

(3)Set the corresponding interrupt request bit to “0” after one

or more instructions have been executed.

(4)Set the corresponding interrupt enable bit to “1” (enabled).

SYNC

Push onto stack

Vector fetch

Address bus

Data bus

Execute interrupt

routine

S,SPS

S-1,SPS S-2,SPS

AL,AH

Not used

PCH

PCL

SYNC : CPU operation code fetch cycle

(This is an internal signal that cannot be observed from the external unit.)

BL, BH: Vector address of each interrupt

AL, AH: Jump destination address of each interrupt

SPS

: “0016” or “0116”

([SPS] is a page selected by the stack page selection bit of CPU mode register.)

(1) The interrupt request bit for an interrupt request generated during period 1 is set to “1” at timing point IR1.

(2) The interrupt request bit for an interrupt request generated during period 2 is set to “1” at timing point IR1 or IR2.

The timing point at which the bit is set to “1” varies depending on conditions. When two or more interrupt

requests are generated during the period 2, each request bit may be set to “1” at timing point IR1 or IR2

separately.

T1 T2 T3 : Interrupt acceptance timing points

IR1 IR2 : Timings points at which the interrupt request bit is set to “1”.

Note : Period 2 indicates the last

φ cycle during one instruction cycle.

IR1 T2

SYNC

IR2 T3

Internal clock

Instruction cycle

Push onto stack

Vector fetch

Instruction cycle

7549 Datasheet(PDF) 26 Page - Renesas Technology Corp

7549 Datasheet(HTML) 26 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL