Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F1220E/SOSQTP Datasheet(PDF) 31 Page - Microchip Technology

Part # PIC18F1220E/SOSQTP
Description  18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F1220E/SOSQTP Datasheet(HTML) 31 Page - Microchip Technology

Back Button PIC18F1220E/SOSQTP Datasheet HTML 27Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 28Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 29Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 30Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 31Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 32Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 33Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 34Page - Microchip Technology PIC18F1220E/SOSQTP Datasheet HTML 35Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 308 page
background image
© 2007 Microchip Technology Inc.
DS39605F-page 29
PIC18F1220/1320
TABLE 3-3:
ACTIVITY AND EXIT DELAY ON WAKE FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)
Clock in Power
Managed Mode
Primary System
Clock
Power
Managed
Mode Exit
Delay
Clock Ready
Status Bit
(OSCCON)
Activity during Wake-up from
Power Managed Mode
Exit by Interrupt
Exit by Reset
Primary System
Clock
(PRI_IDLE mode)
LP, XT, HS
5-10
μs(5)
OSTS
CPU and peripherals
clocked by primary
clock and executing
instructions.
Not clocked or
Two-Speed Start-up
(if enabled)(3).
HSPLL
EC, RC, INTRC(1)
—
INTOSC(2)
IOFS
T1OSC or
INTRC(1)
LP, XT, HS
OST
OSTS
CPU and peripherals
clocked by selected
power managed mode
clock and executing
instructions until
primary clock source
becomes ready.
HSPLL
OST + 2 ms
EC, RC, INTRC(1)
5-10
μs(5)
—
INTOSC(2)
1ms(4)
IOFS
INTOSC(2)
LP, XT, HS
OST
OSTS
HSPLL
OST + 2 ms
EC, RC, INTRC(1)
5-10
μs(5)
—
INTOSC(2)
None
IOFS
Sleep mode
LP, XT, HS
OST
OSTS
Not clocked or
Two-Speed Start-up (if
enabled) until primary
clock source becomes
ready(3).
HSPLL
OST + 2 ms
EC, RC, INTRC(1)
5-10
μs(5)
—
INTOSC(2)
1ms(4)
IOFS
Note 1:
In this instance, refers specifically to the INTRC clock source.
2:
Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
3:
Two-Speed Start-up is covered in greater detail in Section 19.3 “Two-Speed Start-up”.
4:
Execution continues during the INTOSC stabilization period.
5:
Required delay when waking from Sleep and all Idle modes. This delay runs concurrently with any other
required delays (see Section 3.3 “Idle Modes”).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com