Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TDA9885TS/V3 Datasheet(PDF) 24 Page - NXP Semiconductors

Part # TDA9885TS/V3
Description  I2C-bus controlled single and multistandard alignment-free IF-PLL demodulators
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9885TS/V3 Datasheet(HTML) 24 Page - NXP Semiconductors

Back Button TDA9885TS/V3 Datasheet HTML 20Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 21Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 22Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 23Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 24Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 25Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 26Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 27Page - NXP Semiconductors TDA9885TS/V3 Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 56 page
background image
2003 Oct 02
24
Philips Semiconductors
Product specification
I2C-bus controlled single and multistandard
alignment-free IF-PLL demodulators
TDA9885; TDA9886
∆fVIF
VIF frequency window of digital
acquisition help
related to fVIF;
see Fig.10
−±2.3
−
MHz
tacq
acquisition time
BL = 70 kHz; note 5
−−
30
ms
Vi(lock)(rms)
input voltage sensitivity for PLL
to be locked (RMS value)
measured on pins VIF1
and VIF2;
maximum IF gain
−
30
70
µV
Tcy(DAH)
cycle time of digital acquisition
help
−
64
−µs
KO(VIF)
VIF VCO steepness
definition:
∆fVIF/∆VVPLL −
20
−
MHz/V
KD(VIF)
VIF phase detector steepness
definition:
∆IVPLL/∆ϕVIF −
23
−µA/rad
Video output 2 V (pin CVBS)
NORMAL MODE (SOUND CARRIER TRAP ACTIVE) AND SOUND CARRIER ON
Vo(v)(p-p)
video output voltage
(peak-to-peak value)
see Fig.5
1.7
2.0
2.3
V
∆Vo
video output voltage difference
difference between
L and B/G standard
−12
−
+12
%
V/S
ratio between video
(black-to-white) and sync level
1.90
2.33
3.00
Vsync
sync voltage level
1.0
1.2
1.4
V
Vclip(u)
upper video clipping voltage
level
VP − 1.1 VP − 1
−
V
Vclip(l)
lower video clipping voltage
level
−
0.7
0.9
V
Ro
output resistance
note 3
−−
30
Ω
Ibias(int)
internal DC bias current for
emitter-follower
1.5
2.0
−
mA
Io(sink)(max)
maximum AC and DC output
sink current
1
−−
mA
Io(source)(max)
maximum AC and DC output
source current
3.9
−−
mA
∆Vo(CVBS)
deviation of CVBS output
voltage
50 dB gain control
−−
0.5
dB
30 dB gain control
−−
0.1
dB
∆Vo(bl)
black level tilt
negative modulation
−−
1%
∆V
o(bl)(v)
vertical black level tilt for worst
case in L standard
vision carrier
modulated by test line
(VITS) only
−−
3%
Gdif
differential gain
“CCIR 330”; note 6
B/G standard
−−
5%
L standard
−−
7%
ϕ
dif
differential phase
“CCIR 330”
−
2
4
deg
S/NW
weighted signal-to-noise ratio
weighted in accordance
with
“CCIR 567”;
see Fig.11; note 7
56
59
−
dB
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com