Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

L9779WD-SPI Datasheet(PDF) 109 Page - STMicroelectronics

Part # L9779WD-SPI
Description  Smart reset function
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9779WD-SPI Datasheet(HTML) 109 Page - STMicroelectronics

Back Button L9779WD-SPI Datasheet HTML 105Page - STMicroelectronics L9779WD-SPI Datasheet HTML 106Page - STMicroelectronics L9779WD-SPI Datasheet HTML 107Page - STMicroelectronics L9779WD-SPI Datasheet HTML 108Page - STMicroelectronics L9779WD-SPI Datasheet HTML 109Page - STMicroelectronics L9779WD-SPI Datasheet HTML 110Page - STMicroelectronics L9779WD-SPI Datasheet HTML 111Page - STMicroelectronics L9779WD-SPI Datasheet HTML 112Page - STMicroelectronics L9779WD-SPI Datasheet HTML 113Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 141 page
background image
DocID027721 Rev 2
109/141
L9779WD-SPI
Functional description
140
Read-only registers (ID and Diagnostic) have unique address 0x10 and are selected by 5bit
sub-address in MOSI DI-DATA IN field. MISO DO returns 1 at D9 bit and 5bit sub address in
ADD[4:0] field.
Timing characteristics
Figure 73. Timing characteristics diagram
Table 53. Timing characteristics
Symbol
Parameter
Conditions
Min
Max
Units
f
op
Transfer frequency
Design Information
-
8
MHz
t
sclk
SCK period
Design Information
125
-
ns
t
lead
Enable Lead time
Design Information
525
-
ns
t
lag
Enable lag time
Design Information
50
-
ns
t
sclkhs
SCK high time
Design Information
38
-
ns
t
sclkls
SCK low time
Design Information
38
-
ns
t
sus
DIN input setup time
Design Information
20
-
ns
t
hs
DIN input hold time
Design Information
20
-
ns
t
a
DO access time
50 pF load
-
60
ns
t
dis
DO disable time
50 pF load
-
100
ns
t
vs
DO output valid time
50 pF load
-
66
ns
t
ho
DO output hold time
50 pF load
0
-
ns
t
r
DO rise time
50 pF load
-
30
ns
t
f
DO fall time
50 pF load
-
30
ns
t
csn
CS negated time
Design Information
640
-
ns
t
sh
SCK hold time
Design Information
20
-
ns
t
csgrt
CS noise glitch rejection time
-
50
300
ns
t
nodata
SPI interframe time
Design Information
1.5
-
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com